{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","date":"2026-04-21T05:13:11","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"version":1,"total":37,"received_total":37,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/","cover_letter":{"id":2225475,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2225475/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421051346.41106-1-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-1-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:09","name":"[00/37] target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421051346.41106-1-richard.henderson@linaro.org/mbox/"},"patches":[{"id":2225443,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225443/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-2-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-2-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:10","name":"[01/37] target/arm: Implement ID_AA64ISAR3","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-2-richard.henderson@linaro.org/mbox/"},{"id":2225441,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225441/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-3-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-3-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:11","name":"[02/37] target/arm: Implement FEAT_FAMINMAX for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-3-richard.henderson@linaro.org/mbox/"},{"id":2225442,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225442/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-4-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-4-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:12","name":"[03/37] target/arm: Implement FEAT_FAMINMAX for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-4-richard.henderson@linaro.org/mbox/"},{"id":2225445,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225445/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-5-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-5-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:13","name":"[04/37] target/arm: Implement FEAT_FAMINMAX for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-5-richard.henderson@linaro.org/mbox/"},{"id":2225457,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225457/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-6-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-6-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:14","name":"[05/37] target/arm: Enable FEAT_FAMINMAX for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-6-richard.henderson@linaro.org/mbox/"},{"id":2225459,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225459/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-7-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-7-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:15","name":"[06/37] target/arm: Update SCR bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-7-richard.henderson@linaro.org/mbox/"},{"id":2225473,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225473/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-8-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-8-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:16","name":"[07/37] target/arm: Update HCRX bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-8-richard.henderson@linaro.org/mbox/"},{"id":2225456,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225456/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-9-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-9-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:17","name":"[08/37] target/arm: Introduce FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-9-richard.henderson@linaro.org/mbox/"},{"id":2225455,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225455/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-10-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-10-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:18","name":"[09/37] target/arm: Update SCTLR bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-10-richard.henderson@linaro.org/mbox/"},{"id":2225462,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225462/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-11-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-11-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:19","name":"[10/37] target/arm: Enable EnFPM bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-11-richard.henderson@linaro.org/mbox/"},{"id":2225453,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225453/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-12-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-12-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:20","name":"[11/37] target/arm: Clear FPMR on ResetSVEState","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-12-richard.henderson@linaro.org/mbox/"},{"id":2225461,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225461/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-13-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-13-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:21","name":"[12/37] target/arm: Add FPMR_EL to TBFLAGS","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-13-richard.henderson@linaro.org/mbox/"},{"id":2225467,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225467/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-14-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-14-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:22","name":"[13/37] target/arm: Trap direct acceses to FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-14-richard.henderson@linaro.org/mbox/"},{"id":2225465,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225465/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-15-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-15-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:23","name":"[14/37] target/arm: Enable FEAT_FPMR for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-15-richard.henderson@linaro.org/mbox/"},{"id":2225460,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225460/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-16-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-16-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:24","name":"[15/37] target/arm: Implement ID_AA64FPFR0","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-16-richard.henderson@linaro.org/mbox/"},{"id":2225446,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225446/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-17-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-17-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:25","name":"[16/37] target/arm: Add isar_feature_aa64_f8cvt","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-17-richard.henderson@linaro.org/mbox/"},{"id":2225447,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225447/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-18-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-18-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:26","name":"[17/37] target/arm: Implement FSCALE for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-18-richard.henderson@linaro.org/mbox/"},{"id":2225458,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225458/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-19-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-19-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:27","name":"[18/37] target/arm: Implement FSCALE for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-19-richard.henderson@linaro.org/mbox/"},{"id":2225478,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225478/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-20-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-20-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:28","name":"[19/37] fpu: Add scalbn argument to fp8 conversion routines","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-20-richard.henderson@linaro.org/mbox/"},{"id":2225472,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225472/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-21-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-21-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:29","name":"[20/37] fpu: Add conversions between float16 and float8 formats","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-21-richard.henderson@linaro.org/mbox/"},{"id":2225444,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225444/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-22-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-22-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:30","name":"[21/37] target/arm: Split vector-type.h from cpu.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-22-richard.henderson@linaro.org/mbox/"},{"id":2225454,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225454/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-23-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-23-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:31","name":"[22/37] target/arm: Move vectors_overlap to vec_internal.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-23-richard.henderson@linaro.org/mbox/"},{"id":2225477,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225477/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-24-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-24-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:32","name":"[23/37] target/arm: Implement BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-24-richard.henderson@linaro.org/mbox/"},{"id":2225471,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225471/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-25-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-25-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:33","name":"[24/37] target/arm: Implement BF1CVT, BF1CVTLT, BF2CVT, BF2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-25-richard.henderson@linaro.org/mbox/"},{"id":2225474,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225474/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-26-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-26-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:34","name":"[25/37] target/arm: Rename SME BFCVT patterns to BFCVT_hs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-26-richard.henderson@linaro.org/mbox/"},{"id":2225468,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225468/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-27-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-27-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:35","name":"[26/37] target/arm: Implement BF1CVT, BF1CVTL, BF2CVT, BF2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-27-richard.henderson@linaro.org/mbox/"},{"id":2225469,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225469/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-28-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-28-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:36","name":"[27/37] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-28-richard.henderson@linaro.org/mbox/"},{"id":2225450,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225450/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-29-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-29-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:37","name":"[28/37] target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-29-richard.henderson@linaro.org/mbox/"},{"id":2225463,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225463/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-30-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-30-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:38","name":"[29/37] target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-30-richard.henderson@linaro.org/mbox/"},{"id":2225470,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225470/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-31-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-31-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:39","name":"[30/37] target/arm: Implement BFCVTN for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-31-richard.henderson@linaro.org/mbox/"},{"id":2225452,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225452/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-32-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-32-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:40","name":"[31/37] target/arm: Implement FCVTN (16- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-32-richard.henderson@linaro.org/mbox/"},{"id":2225476,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225476/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-33-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-33-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:41","name":"[32/37] target/arm: Implement FCVTN, FCVTN2 (32- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-33-richard.henderson@linaro.org/mbox/"},{"id":2225448,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225448/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-34-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-34-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:42","name":"[33/37] target/arm: Implement FCVTN (16- to 8-bit fp) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-34-richard.henderson@linaro.org/mbox/"},{"id":2225479,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225479/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-35-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-35-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:43","name":"[34/37] target/arm: Implement FCVTNB, FCVTNT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-35-richard.henderson@linaro.org/mbox/"},{"id":2225466,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225466/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-36-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-36-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:44","name":"[35/37] target/arm: Implement FCVT (FP16 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-36-richard.henderson@linaro.org/mbox/"},{"id":2225449,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225449/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-37-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-37-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:45","name":"[36/37] target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-37-richard.henderson@linaro.org/mbox/"},{"id":2225464,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225464/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-38-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-38-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:46","name":"[37/37] target/arm: Enable FEAT_FP8 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-38-richard.henderson@linaro.org/mbox/"}]}