{"id":500305,"url":"http://patchwork.ozlabs.org/api/1.2/series/500305/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500305","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"target/riscv: add support for RISC-V P extension (v0.20 draft)","date":"2026-04-17T10:42:47","submitter":{"id":89843,"url":"http://patchwork.ozlabs.org/api/1.2/people/89843/?format=json","name":"Molly Chen","email":"xiaoou@iscas.ac.cn"},"version":1,"total":14,"received_total":1,"received_all":false,"mbox":"http://patchwork.ozlabs.org/series/500305/mbox/","cover_letter":{"id":2224355,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2224355/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260417104302.17800-1-xiaoou@iscas.ac.cn/","msgid":"<20260417104302.17800-1-xiaoou@iscas.ac.cn>","list_archive_url":null,"date":"2026-04-17T10:42:47","name":"[00/14] target/riscv: add support for RISC-V P extension (v0.20 draft)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260417104302.17800-1-xiaoou@iscas.ac.cn/mbox/"},"patches":[{"id":2224357,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2224357/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260417104652.17857-6-xiaoou@iscas.ac.cn/","msgid":"<20260417104652.17857-6-xiaoou@iscas.ac.cn>","list_archive_url":null,"date":"2026-04-17T10:46:42","name":"[05/14] target/riscv: rvp: add shift operations","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260417104652.17857-6-xiaoou@iscas.ac.cn/mbox/"}]}