{"id":499965,"url":"http://patchwork.ozlabs.org/api/1.2/series/499965/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499965","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"hw/arm/virt: Introduce Tegra241 CMDQV support for accelerated SMMUv3","date":"2026-04-15T10:55:21","submitter":{"id":91580,"url":"http://patchwork.ozlabs.org/api/1.2/people/91580/?format=json","name":"Shameer Kolothum Thodi","email":"skolothumtho@nvidia.com"},"version":4,"total":31,"received_total":31,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/499965/mbox/","cover_letter":{"id":2223435,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2223435/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260415105552.622421-1-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-1-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:21","name":"[v4,00/31] hw/arm/virt: Introduce Tegra241 CMDQV support for accelerated SMMUv3","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260415105552.622421-1-skolothumtho@nvidia.com/mbox/"},"patches":[{"id":2223461,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223461/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-2-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-2-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:22","name":"[v4,01/31] backends/iommufd: Update iommufd_backend_get_device_info","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-2-skolothumtho@nvidia.com/mbox/"},{"id":2223434,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223434/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-3-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-3-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:23","name":"[v4,02/31] backends/iommufd: Update iommufd_backend_alloc_viommu to allow user ptr","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-3-skolothumtho@nvidia.com/mbox/"},{"id":2223466,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223466/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-4-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-4-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:24","name":"[v4,03/31] backends/iommufd: Introduce iommufd_backend_alloc_hw_queue","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-4-skolothumtho@nvidia.com/mbox/"},{"id":2223460,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223460/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-5-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-5-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:25","name":"[v4,04/31] backends/iommufd: Introduce iommufd_backend_viommu_mmap","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-5-skolothumtho@nvidia.com/mbox/"},{"id":2223445,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223445/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-6-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-6-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:26","name":"[v4,05/31] system/iommufd: Remove unused viommu pointer from IOMMUFDVeventq","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-6-skolothumtho@nvidia.com/mbox/"},{"id":2223439,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223439/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-7-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-7-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:27","name":"[v4,06/31] hw/arm/smmuv3-accel: Introduce CMDQV ops interface","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-7-skolothumtho@nvidia.com/mbox/"},{"id":2223438,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223438/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-8-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-8-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:28","name":"[v4,07/31] hw/arm/tegra241-cmdqv: Add Tegra241 CMDQV ops backend stub","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-8-skolothumtho@nvidia.com/mbox/"},{"id":2223472,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223472/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-9-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-9-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:29","name":"[v4,08/31] hw/arm/smmuv3-accel: Wire CMDQV ops into accel lifecycle","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-9-skolothumtho@nvidia.com/mbox/"},{"id":2223437,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223437/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-10-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-10-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:30","name":"[v4,09/31] hw/arm/virt: Use stored SMMUv3 device list for IORT build","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-10-skolothumtho@nvidia.com/mbox/"},{"id":2223436,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223436/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-11-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-11-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:31","name":"[v4,10/31] hw/arm/tegra241-cmdqv: Probe host Tegra241 CMDQV support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-11-skolothumtho@nvidia.com/mbox/"},{"id":2223442,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223442/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-12-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-12-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:32","name":"[v4,11/31] hw/arm/tegra241-cmdqv: Implement CMDQV init","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-12-skolothumtho@nvidia.com/mbox/"},{"id":2223468,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223468/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-13-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-13-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:33","name":"[v4,12/31] hw/arm/virt: Link SMMUv3 CMDQV resources to platform bus","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-13-skolothumtho@nvidia.com/mbox/"},{"id":2223462,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223462/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-14-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-14-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:34","name":"[v4,13/31] hw/arm/tegra241-cmdqv: Implement CMDQV vIOMMU alloc/free","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-14-skolothumtho@nvidia.com/mbox/"},{"id":2223448,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223448/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-15-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-15-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:35","name":"[v4,14/31] hw/arm/tegra241-cmdqv: Emulate CMDQ-V Config region","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-15-skolothumtho@nvidia.com/mbox/"},{"id":2223471,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223471/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-16-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-16-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:36","name":"[v4,15/31] hw/arm/tegra241-cmdqv: Emulate VCMDQ register reads","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-16-skolothumtho@nvidia.com/mbox/"},{"id":2223440,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223440/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-17-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-17-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:37","name":"[v4,16/31] hw/arm/tegra241-cmdqv: Emulate VCMDQ register writes","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-17-skolothumtho@nvidia.com/mbox/"},{"id":2223467,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223467/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-18-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-18-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:38","name":"[v4,17/31] hw/arm/tegra241-cmdqv: mmap VINTF Page0 for CMDQV","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-18-skolothumtho@nvidia.com/mbox/"},{"id":2223465,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223465/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-19-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-19-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:39","name":"[v4,18/31] system/physmem: Add address_space_is_ram() helper","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-19-skolothumtho@nvidia.com/mbox/"},{"id":2223450,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223450/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-20-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-20-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:40","name":"[v4,19/31] hw/arm/tegra241-cmdqv: Allocate HW VCMDQs on base register programming","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-20-skolothumtho@nvidia.com/mbox/"},{"id":2223453,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223453/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-21-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-21-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:41","name":"[v4,20/31] hw/arm/tegra241-cmdqv: Use mmap'd VINTF page0 as VCMDQ backing","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-21-skolothumtho@nvidia.com/mbox/"},{"id":2223452,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223452/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-22-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-22-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:42","name":"[v4,21/31] memory: Allow RAM device regions to skip IOMMU mapping","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-22-skolothumtho@nvidia.com/mbox/"},{"id":2223458,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223458/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-23-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-23-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:43","name":"[v4,22/31] hw/arm/tegra241-cmdqv: Map VINTF page0 into guest MMIO space","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-23-skolothumtho@nvidia.com/mbox/"},{"id":2223473,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223473/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-24-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-24-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:44","name":"[v4,23/31] hw/arm/smmuv3-accel: Introduce common helper for veventq read","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-24-skolothumtho@nvidia.com/mbox/"},{"id":2223441,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223441/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-25-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-25-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:45","name":"[v4,24/31] hw/arm/tegra241-cmdqv: Read and propagate Tegra241 CMDQV errors","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-25-skolothumtho@nvidia.com/mbox/"},{"id":2223451,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223451/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-26-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-26-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:46","name":"[v4,25/31] hw/arm/tegra241-cmdqv: Add reset handler","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-26-skolothumtho@nvidia.com/mbox/"},{"id":2223470,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223470/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-27-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-27-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:47","name":"[v4,26/31] hw/arm/tegra241-cmdqv: Limit queue size based on backend page size","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-27-skolothumtho@nvidia.com/mbox/"},{"id":2223469,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223469/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-28-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-28-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:48","name":"[v4,27/31] hw/arm/smmuv3: Add per-device identifier property","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-28-skolothumtho@nvidia.com/mbox/"},{"id":2223463,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223463/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-29-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-29-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:49","name":"[v4,28/31] hw/arm/smmuv3-accel: Introduce helper to query CMDQV type","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-29-skolothumtho@nvidia.com/mbox/"},{"id":2223459,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223459/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-30-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-30-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:50","name":"[v4,29/31] hw/arm/virt-acpi: Advertise Tegra241 CMDQV nodes in DSDT","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-30-skolothumtho@nvidia.com/mbox/"},{"id":2223464,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223464/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-31-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-31-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:51","name":"[v4,30/31] hw/arm/smmuv3-accel: Enforce viommu association when CMDQV is active","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-31-skolothumtho@nvidia.com/mbox/"},{"id":2223474,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2223474/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-32-skolothumtho@nvidia.com/","msgid":"<20260415105552.622421-32-skolothumtho@nvidia.com>","list_archive_url":null,"date":"2026-04-15T10:55:52","name":"[v4,31/31] hw/arm/smmuv3: Add cmdqv property for SMMUv3 device","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415105552.622421-32-skolothumtho@nvidia.com/mbox/"}]}