{"id":831208,"url":"http://patchwork.ozlabs.org/api/1.2/patches/831208/?format=json","web_url":"http://patchwork.ozlabs.org/project/glibc/patch/1509101470-7881-9-git-send-email-Dave.Martin@arm.com/","project":{"id":41,"url":"http://patchwork.ozlabs.org/api/1.2/projects/41/?format=json","name":"GNU C Library","link_name":"glibc","list_id":"libc-alpha.sourceware.org","list_email":"libc-alpha@sourceware.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1509101470-7881-9-git-send-email-Dave.Martin@arm.com>","list_archive_url":null,"date":"2017-10-27T10:50:50","name":"[v4,08/28] arm64/sve: Kconfig update and conditional compilation support","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"42c8337c1e7de7d336dfcb750d923ee44b5e906b","submitter":{"id":26612,"url":"http://patchwork.ozlabs.org/api/1.2/people/26612/?format=json","name":"Dave Martin","email":"Dave.Martin@arm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/glibc/patch/1509101470-7881-9-git-send-email-Dave.Martin@arm.com/mbox/","series":[{"id":10555,"url":"http://patchwork.ozlabs.org/api/1.2/series/10555/?format=json","web_url":"http://patchwork.ozlabs.org/project/glibc/list/?series=10555","date":"2017-10-27T10:50:42","name":"ARM Scalable Vector Extension (SVE)","version":4,"mbox":"http://patchwork.ozlabs.org/series/10555/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/831208/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/831208/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":["patchwork-incoming@bilbo.ozlabs.org","mailing list libc-alpha@sourceware.org"],"Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=sourceware.org\n\t(client-ip=209.132.180.131; helo=sourceware.org;\n\tenvelope-from=libc-alpha-return-86450-incoming=patchwork.ozlabs.org@sourceware.org;\n\treceiver=)","ozlabs.org; dkim=pass (1024-bit key;\n\tsecure) header.d=sourceware.org header.i=@sourceware.org\n\theader.b=\"pnmRqBtm\"; dkim-atps=neutral","sourceware.org; auth=none"],"Received":["from sourceware.org (server1.sourceware.org [209.132.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3yNghB6L73z9rxj\n\tfor ;\n\tFri, 27 Oct 2017 21:52:58 +1100 (AEDT)","(qmail 117155 invoked by alias); 27 Oct 2017 10:51:38 -0000","(qmail 117091 invoked by uid 89); 27 Oct 2017 10:51:38 -0000"],"DomainKey-Signature":"a=rsa-sha1; c=nofws; d=sourceware.org; h=list-id\n\t:list-unsubscribe:list-subscribe:list-archive:list-post\n\t:list-help:sender:from:to:cc:subject:date:message-id:in-reply-to\n\t:references:mime-version:content-type:content-transfer-encoding;\n\tq=dns; s=default; b=OKENq1LDsLrsWKyI7sZgG4YbLRTL6GaYA8vhCd/oD4R\n\td5QP1aOGeylqwZFkNJ9pEeozIRkthm366d//7DXRaBn1E2N14WvK+nlPRXM4fxHT\n\tZRdX77QtqJJSwd8RZfCXcu5IbRXYNhL3vGgniF2WeWku3dDaihOLyJ+WMmDgR+6U\n\t=","DKIM-Signature":"v=1; a=rsa-sha1; c=relaxed; d=sourceware.org; h=list-id\n\t:list-unsubscribe:list-subscribe:list-archive:list-post\n\t:list-help:sender:from:to:cc:subject:date:message-id:in-reply-to\n\t:references:mime-version:content-type:content-transfer-encoding;\n\ts=default; bh=y175bADy3I2nMCMRYTplE8AVhV0=; b=pnmRqBtm8gRSddggj\n\tklXvew27pQhzFH6xnM6aL97lRBZ3n391ve3BLg7prS/424QfRki4DhdBeHQ7DIIc\n\tD1xVTaTzxhlQlZKwXXQ/y2Py57c//ngebd6/5uJvvx3PaA1IdFh/KulXu5S+DetP\n\t9qzlTJE8XF6A+mtUEaS34SD69U=","Mailing-List":"contact libc-alpha-help@sourceware.org; run by ezmlm","Precedence":"bulk","List-Id":"","List-Unsubscribe":"","List-Subscribe":"","List-Archive":"","List-Post":"","List-Help":",\n\t","Sender":"libc-alpha-owner@sourceware.org","X-Virus-Found":"No","X-Spam-SWARE-Status":"No, score=-26.9 required=5.0 tests=BAYES_00, GIT_PATCH_0,\n\tGIT_PATCH_1, GIT_PATCH_2, GIT_PATCH_3, RP_MATCHES_RCVD,\n\tSPF_PASS autolearn=ham version=3.3.2 spammy=","X-HELO":"foss.arm.com","From":"Dave Martin ","To":"linux-arm-kernel@lists.infradead.org","Cc":"Catalin Marinas , Will Deacon\n\t, \tArd Biesheuvel ,\n\t=?utf-8?q?Alex_Benn=C3=A9?= =?utf-8?q?e?= ,\n\tSzabolcs Nagy , Okamoto Takayuki\n\t, \tkvmarm@lists.cs.columbia.edu,\n\tlibc-alpha@sourceware.org, \tlinux-arch@vger.kernel.org","Subject":"[PATCH v4 08/28] arm64/sve: Kconfig update and conditional\n\tcompilation support","Date":"Fri, 27 Oct 2017 11:50:50 +0100","Message-Id":"<1509101470-7881-9-git-send-email-Dave.Martin@arm.com>","In-Reply-To":"<1509101470-7881-1-git-send-email-Dave.Martin@arm.com>","References":"<1509101470-7881-1-git-send-email-Dave.Martin@arm.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit"},"content":"This patch adds CONFIG_ARM64_SVE to control building of SVE support\ninto the kernel, and adds a stub predicate system_supports_sve() to\ncontrol conditional compilation and runtime SVE support.\n\nsystem_supports_sve() just returns false for now: it will be\nreplaced with a non-trivial implementation in a later patch, once\nSVE support is complete enough to be enabled safely.\n\nSigned-off-by: Dave Martin \nReviewed-by: Alex Bennée \nReviewed-by: Catalin Marinas \n---\n arch/arm64/Kconfig | 11 +++++++++++\n arch/arm64/include/asm/cpufeature.h | 5 +++++\n 2 files changed, 16 insertions(+)","diff":"diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig\nindex 5cfb79d..1046074 100644\n--- a/arch/arm64/Kconfig\n+++ b/arch/arm64/Kconfig\n@@ -976,6 +976,17 @@ config ARM64_PMEM\n \n endmenu\n \n+config ARM64_SVE\n+\tbool \"ARM Scalable Vector Extension support\"\n+\tdefault y\n+\thelp\n+\t The Scalable Vector Extension (SVE) is an extension to the AArch64\n+\t execution state which complements and extends the SIMD functionality\n+\t of the base architecture to support much larger vectors and to enable\n+\t additional vectorisation opportunities.\n+\n+\t To enable use of this extension on CPUs that implement it, say Y.\n+\n config ARM64_MODULE_CMODEL_LARGE\n \tbool\n \ndiff --git a/arch/arm64/include/asm/cpufeature.h b/arch/arm64/include/asm/cpufeature.h\nindex 428ee1f..4ea3441 100644\n--- a/arch/arm64/include/asm/cpufeature.h\n+++ b/arch/arm64/include/asm/cpufeature.h\n@@ -262,6 +262,11 @@ static inline bool system_uses_ttbr0_pan(void)\n \t\t!cpus_have_const_cap(ARM64_HAS_PAN);\n }\n \n+static inline bool system_supports_sve(void)\n+{\n+\treturn false;\n+}\n+\n #endif /* __ASSEMBLY__ */\n \n #endif\n","prefixes":["v4","08/28"]}