{"id":809041,"url":"http://patchwork.ozlabs.org/api/1.2/patches/809041/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/1504317191-3257-1-git-send-email-yamada.masahiro@socionext.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.2/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1504317191-3257-1-git-send-email-yamada.masahiro@socionext.com>","list_archive_url":null,"date":"2017-09-02T01:53:11","name":"[U-Boot] ARM: socfpga: remove unneeded NAND config options","commit_ref":"2aca29557d54dbce6b563eed62f2188640cef29e","pull_url":null,"state":"accepted","archived":false,"hash":"110280839101995bafbae46ef49f7dc91a611ab2","submitter":{"id":65882,"url":"http://patchwork.ozlabs.org/api/1.2/people/65882/?format=json","name":"Masahiro Yamada","email":"yamada.masahiro@socionext.com"},"delegate":{"id":1699,"url":"http://patchwork.ozlabs.org/api/1.2/users/1699/?format=json","username":"marex","first_name":"Marek","last_name":"Vasut","email":"marek.vasut@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504317191-3257-1-git-send-email-yamada.masahiro@socionext.com/mbox/","series":[{"id":1137,"url":"http://patchwork.ozlabs.org/api/1.2/series/1137/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=1137","date":"2017-09-02T01:53:11","name":"[U-Boot] ARM: socfpga: remove unneeded NAND config options","version":1,"mbox":"http://patchwork.ozlabs.org/series/1137/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/809041/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/809041/checks/","tags":{},"related":[],"headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=nifty.com header.i=@nifty.com\n\theader.b=\"FIGMRDze\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xkfKt6Jwmz9s7G\n\tfor <incoming@patchwork.ozlabs.org>;\n\tSat,  2 Sep 2017 11:54:09 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 45D1AC21C73; Sat,  2 Sep 2017 01:54:01 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 4A5A9C21DAD;\n\tSat,  2 Sep 2017 01:53:59 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 28E50C21DAD; Sat,  2 Sep 2017 01:53:57 +0000 (UTC)","from conuserg-10.nifty.com (conuserg-10.nifty.com [210.131.2.77])\n\tby lists.denx.de (Postfix) with ESMTPS id 1D7BFC21C73\n\tfor <u-boot@lists.denx.de>; Sat,  2 Sep 2017 01:53:55 +0000 (UTC)","from grover.sesame (FL1-122-131-185-176.osk.mesh.ad.jp\n\t[122.131.185.176]) (authenticated)\n\tby conuserg-10.nifty.com with ESMTP id v821rFKa015064;\n\tSat, 2 Sep 2017 10:53:15 +0900"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=0.0 required=5.0 tests=T_DKIM_INVALID\n\tautolearn=unavailable autolearn_force=no version=3.4.0","DKIM-Filter":"OpenDKIM Filter v2.10.3 conuserg-10.nifty.com v821rFKa015064","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=nifty.com;\n\ts=dec2015msa; t=1504317196;\n\tbh=FJ1lFc3oi+4HQS56+nJEneHDFqQ7RjX/IsGofFvycps=;\n\th=From:To:Cc:Subject:Date:From;\n\tb=FIGMRDzeD58hTuQdBupfi/QZpzhoz/Ij2JH8Y21ZnFVkZT3ivr74VI2iQMNNcSUOS\n\t5cALmaJ5L43kNvlEB/Uy+9LGP6Kfl9rPrv+Q+ih2hxnTDgaFOQsWO+ER7v7gFV8TCt\n\tST70kbbTG/hXGPOYx5OYFMD+3I/mdV2gQLqMpGT9v/Ln55DLOmzUElLE3TZFeQZaqv\n\tZT4Rfazyc6XmaEBt1N/5lc9Nq+vLOgjLWK61LBDBdYboGkFJornKnEMS4bNXlHtRAH\n\tYGeuv/Aj0HKV4rNWZv4+jyKH72TEzHz2UVXzyt0AMr3Dkrjf36ndriEgJETl2uw0qB\n\tHg4jUkubjrpvg==","X-Nifty-SrcIP":"[122.131.185.176]","From":"Masahiro Yamada <yamada.masahiro@socionext.com>","To":"u-boot@lists.denx.de","Date":"Sat,  2 Sep 2017 10:53:11 +0900","Message-Id":"<1504317191-3257-1-git-send-email-yamada.masahiro@socionext.com>","X-Mailer":"git-send-email 2.7.4","Cc":"Marek Vasut <marex@denx.de>, Albert Aribaud <albert.u.boot@aribaud.net>, \n\tTien Fong Chee <tien.fong.chee@intel.com>","Subject":"[U-Boot] [PATCH] ARM: socfpga: remove unneeded NAND config options","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<http://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>"},"content":"CONFIG_NAND_DENALI select's CONFIG_SYS_NAND_SELF_INIT, so the\nNAND initialization process is driven by the driver itself.\nCONFIG_SYS_NAND_MAX_CHIPS and CONFIG_SYS_NAND_BASE are unused.\n\nSigned-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>\n---\n\n include/configs/socfpga_common.h | 2 --\n 1 file changed, 2 deletions(-)","diff":"diff --git a/include/configs/socfpga_common.h b/include/configs/socfpga_common.h\nindex 175b01ef84a9..4f64c3281e42 100644\n--- a/include/configs/socfpga_common.h\n+++ b/include/configs/socfpga_common.h\n@@ -144,12 +144,10 @@\n  */\n #ifdef CONFIG_NAND_DENALI\n #define CONFIG_SYS_MAX_NAND_DEVICE\t1\n-#define CONFIG_SYS_NAND_MAX_CHIPS\t1\n #define CONFIG_SYS_NAND_ONFI_DETECTION\n #define CONFIG_NAND_DENALI_ECC_SIZE\t512\n #define CONFIG_SYS_NAND_REGS_BASE\tSOCFPGA_NANDREGS_ADDRESS\n #define CONFIG_SYS_NAND_DATA_BASE\tSOCFPGA_NANDDATA_ADDRESS\n-#define CONFIG_SYS_NAND_BASE\t\t(CONFIG_SYS_NAND_DATA_BASE + 0x10)\n #endif\n \n /*\n","prefixes":["U-Boot"]}