{"id":807017,"url":"http://patchwork.ozlabs.org/api/1.2/patches/807017/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/1503999271-15712-3-git-send-email-daniel.lezcano@linaro.org/","project":{"id":37,"url":"http://patchwork.ozlabs.org/api/1.2/projects/37/?format=json","name":"Devicetree Bindings","link_name":"devicetree-bindings","list_id":"devicetree.vger.kernel.org","list_email":"devicetree@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1503999271-15712-3-git-send-email-daniel.lezcano@linaro.org>","list_archive_url":null,"date":"2017-08-29T09:34:21","name":"[3/9] devicetree: bindings: Remove sh7372 CMT binding","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":true,"hash":"5eaa471e44bbcb3ebd3bc3e4242a21da328ec37c","submitter":{"id":13265,"url":"http://patchwork.ozlabs.org/api/1.2/people/13265/?format=json","name":"Daniel Lezcano","email":"daniel.lezcano@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/1503999271-15712-3-git-send-email-daniel.lezcano@linaro.org/mbox/","series":[{"id":334,"url":"http://patchwork.ozlabs.org/api/1.2/series/334/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/list/?series=334","date":"2017-08-29T09:34:19","name":"[1/9] dt-bindings: timer: Add nxp tpm timer binding doc","version":1,"mbox":"http://patchwork.ozlabs.org/series/334/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/807017/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/807017/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"Psuv/Pof\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xhNph2LSbz9t3F\n\tfor ;\n\tTue, 29 Aug 2017 19:37:48 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751382AbdH2Jhc (ORCPT\n\t);\n\tTue, 29 Aug 2017 05:37:32 -0400","from mail-wm0-f48.google.com ([74.125.82.48]:37163 \"EHLO\n\tmail-wm0-f48.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1752084AbdH2Jfy (ORCPT\n\t); Tue, 29 Aug 2017 05:35:54 -0400","by mail-wm0-f48.google.com with SMTP id u26so18642135wma.0\n\tfor ;\n\tTue, 29 Aug 2017 02:35:54 -0700 (PDT)","from localhost.localdomain\n\t([2a01:e35:879a:6cd0:cc22:a7ba:e8a7:7caf])\n\tby smtp.gmail.com with ESMTPSA id\n\tr18sm3621775wrc.44.2017.08.29.02.35.52\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tTue, 29 Aug 2017 02:35:52 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=Y6Y6j4jy3nNhVyt5YIu01w/u7A536PqHwLjICFwSg2A=;\n\tb=Psuv/Pofzt1Fj9kwLurAjBgheRcJ/o8m/RTKTaVSng6pbAQnMpgjD8e2wPYX7yhkoz\n\tCO18OOBqp/4Qf8YXvIrpCY1/LSXit/FV81aRd6r1X07HIp4y++3n7OAznZC8Suv7tYS+\n\toQHJIUSzHFFpiutzmGDcopQDstRkHWlnfVS8w=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=Y6Y6j4jy3nNhVyt5YIu01w/u7A536PqHwLjICFwSg2A=;\n\tb=aLPzVO07ZmK2GwHQvLt2bI/mprHCFAZQgYfK/GAZymM4CPLJt14AQqyDEyZ1hN16vG\n\tf06nH1rAlic6a77Rh7dwpbbaLC4ofn3WR+SKbelgIfs9G3d0/TvYnmbajD4y4JSmhI7L\n\tmDqg7Qt/1sTL2QQNJDCsroiiTySkSB+egmYqgRSWvzG/6+J4Eq8SrmVCEHxjDlPIuFF/\n\tCr/lUAxTTqYPxuNF1m4ypzh0If4ApK2raV+BUykkzfsQBW5G6yHY25bW7gYw9KZE+aYb\n\t4BgpE0qi+hQDc7Obur4WB3pTdR6Vh6DZ1R3oSnFR8G4axZe3kpDahGLrsO3MNlTJps+c\n\t7CeQ==","X-Gm-Message-State":"AHYfb5idc9eE1LdzHAxZubURRoEEFk70zhjdAWa2Yj53QZ2E6v8NJEB4\n\tlUIXJFAmBmbVird7","X-Received":"by 10.28.232.193 with SMTP id f62mr811681wmi.155.1503999353264; \n\tTue, 29 Aug 2017 02:35:53 -0700 (PDT)","From":"Daniel Lezcano ","To":"tglx@linutronix.de","Cc":"linux-kernel@vger.kernel.org, Magnus Damm , \n\tGeert Uytterhoeven ,\n\tLaurent Pinchart ,\n\tRob Herring , Rob Herring ,\n\tMark Rutland ,\n\tdevicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED\n\tDEVICE TREE BINDINGS)","Subject":"[PATCH 3/9] devicetree: bindings: Remove sh7372 CMT binding","Date":"Tue, 29 Aug 2017 11:34:21 +0200","Message-Id":"<1503999271-15712-3-git-send-email-daniel.lezcano@linaro.org>","X-Mailer":"git-send-email 2.7.4","In-Reply-To":"<1503999271-15712-1-git-send-email-daniel.lezcano@linaro.org>","References":"<20170829093354.GA2572@mai>\n\t<1503999271-15712-1-git-send-email-daniel.lezcano@linaro.org>","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"devicetree@vger.kernel.org"},"content":"From: Magnus Damm \n\nRemove the sh7372 CMT compat string to reduce maintenance burden.\n\nIt should be fine to break DT compatibility because:\n1) The sh7372 SoC support has been removed from upstream\n2) The sh7372 CMT DT binding was never part of upstream DTS\n3) The CMT driver never matches on the sh7372 binding\n\nSigned-off-by: Magnus Damm \nAcked-by: Geert Uytterhoeven \nAcked-by: Laurent Pinchart \nAcked-by: Rob Herring \nSigned-off-by: Daniel Lezcano \n---\n Documentation/devicetree/bindings/timer/renesas,cmt.txt | 12 +++---------\n 1 file changed, 3 insertions(+), 9 deletions(-)","diff":"diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.txt b/Documentation/devicetree/bindings/timer/renesas,cmt.txt\nindex 1a05c1b..961c0b6 100644\n--- a/Documentation/devicetree/bindings/timer/renesas,cmt.txt\n+++ b/Documentation/devicetree/bindings/timer/renesas,cmt.txt\n@@ -14,32 +14,26 @@ Required Properties:\n - compatible: must contain one or more of the following:\n - \"renesas,cmt-32-r8a7740\" for the r8a7740 32-bit CMT\n \t\t(CMT0)\n- - \"renesas,cmt-32-sh7372\" for the sh7372 32-bit CMT\n-\t\t(CMT0)\n - \"renesas,cmt-32-sh73a0\" for the sh73a0 32-bit CMT\n \t\t(CMT0)\n - \"renesas,cmt-32\" for all 32-bit CMT without fast clock support\n-\t\t(CMT0 on sh7372, sh73a0 and r8a7740)\n+\t\t(CMT0 on sh73a0 and r8a7740)\n \t\tThis is a fallback for the above renesas,cmt-32-* entries.\n \n - \"renesas,cmt-32-fast-r8a7740\" for the r8a7740 32-bit CMT with fast\n \t\tclock support (CMT[234])\n- - \"renesas,cmt-32-fast-sh7372\" for the sh7372 32-bit CMT with fast\n-\t\tclock support (CMT[234])\n - \"renesas,cmt-32-fast-sh73a0\" for the sh73A0 32-bit CMT with fast\n \t\tclock support (CMT[234])\n - \"renesas,cmt-32-fast\" for all 32-bit CMT with fast clock support\n-\t\t(CMT[234] on sh7372, sh73a0 and r8a7740)\n+\t\t(CMT[234] on sh73a0 and r8a7740)\n \t\tThis is a fallback for the above renesas,cmt-32-fast-* entries.\n \n- - \"renesas,cmt-48-sh7372\" for the sh7372 48-bit CMT\n-\t\t(CMT1)\n - \"renesas,cmt-48-sh73a0\" for the sh73A0 48-bit CMT\n \t\t(CMT1)\n - \"renesas,cmt-48-r8a7740\" for the r8a7740 48-bit CMT\n \t\t(CMT1)\n - \"renesas,cmt-48\" for all non-second generation 48-bit CMT\n-\t\t(CMT1 on sh7372, sh73a0 and r8a7740)\n+\t\t(CMT1 on sh73a0 and r8a7740)\n \t\tThis is a fallback for the above renesas,cmt-48-* entries.\n \n - \"renesas,cmt-48-r8a73a4\" for the r8a73a4 48-bit CMT\n","prefixes":["3/9"]}