{"id":807016,"url":"http://patchwork.ozlabs.org/api/1.2/patches/807016/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/1503999271-15712-5-git-send-email-daniel.lezcano@linaro.org/","project":{"id":37,"url":"http://patchwork.ozlabs.org/api/1.2/projects/37/?format=json","name":"Devicetree Bindings","link_name":"devicetree-bindings","list_id":"devicetree.vger.kernel.org","list_email":"devicetree@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1503999271-15712-5-git-send-email-daniel.lezcano@linaro.org>","list_archive_url":null,"date":"2017-08-29T09:34:23","name":"[5/9] devicetree: bindings: r8a73a4 and R-Car Gen2 CMT bindings","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":true,"hash":"7d09aec122f0bcece4967a554b22c3629a957f36","submitter":{"id":13265,"url":"http://patchwork.ozlabs.org/api/1.2/people/13265/?format=json","name":"Daniel Lezcano","email":"daniel.lezcano@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/1503999271-15712-5-git-send-email-daniel.lezcano@linaro.org/mbox/","series":[{"id":334,"url":"http://patchwork.ozlabs.org/api/1.2/series/334/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/list/?series=334","date":"2017-08-29T09:34:19","name":"[1/9] dt-bindings: timer: Add nxp tpm timer binding doc","version":1,"mbox":"http://patchwork.ozlabs.org/series/334/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/807016/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/807016/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"Abts+BUR\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xhNpM259Sz9t38\n\tfor ;\n\tTue, 29 Aug 2017 19:37:31 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1752299AbdH2Jh2 (ORCPT\n\t);\n\tTue, 29 Aug 2017 05:37:28 -0400","from mail-wr0-f180.google.com ([209.85.128.180]:36408 \"EHLO\n\tmail-wr0-f180.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1752110AbdH2JgA (ORCPT\n\t); Tue, 29 Aug 2017 05:36:00 -0400","by mail-wr0-f180.google.com with SMTP id p14so8428205wrg.3\n\tfor ;\n\tTue, 29 Aug 2017 02:36:00 -0700 (PDT)","from localhost.localdomain\n\t([2a01:e35:879a:6cd0:cc22:a7ba:e8a7:7caf])\n\tby smtp.gmail.com with ESMTPSA id\n\tr18sm3621775wrc.44.2017.08.29.02.35.58\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tTue, 29 Aug 2017 02:35:58 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=tXpsYGXETUHGWAB27CuFQF8nNUMRh/IOVM/Bap36nU8=;\n\tb=Abts+BURDl3k94HpcGeXVPttqD0wQvTyBuZ7GGq6Pn/fJizVQeZeWvdVCmnwijaAUt\n\tZ/atfJkdnoORR7S7seAMrQauPYMQbd6jOrS6atvv6ExEHLAzTjekLPaZnaUl4qbr2Pds\n\tnKxkFyDPFHO10P5RDy5DhBKNNBPcKQi2QJLWM=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=tXpsYGXETUHGWAB27CuFQF8nNUMRh/IOVM/Bap36nU8=;\n\tb=JPQtNbA8kXLMnSAMm2Q7AKdVOao4i4r7OecnCGhjLLpyebZuG2i9ebdTtnN+/ZxGbW\n\tx0upfyevZn3y69UbYFLxiMAmKDikllfSZccswhMtq88rbdNB2H2ibwr+4C39z7EE/t3J\n\thU1QuQQaJoi1BQbVvwolKX7VgfN6jpokpxKL4R9P9Zo0jrlSYNvuUj5/AhbKvxq5tgFK\n\tZX4u/FEwp5cFyTzGoIT85U/TqpAV1XEyOH59UtpNYqOvwqo2lAS14kkrqLMewLnIaAv+\n\t90VjKLoOs4F+BfgO8JKqk2Eq3bNDDgAGTnYpiEFOmotcMfBaN3iX6zcZnxkRbM2zgSzu\n\tC0wQ==","X-Gm-Message-State":"AHYfb5gIDcg4EEJcJPDma2O/1h1AX+gOl+fMd1wenupnmbYnzjA/62hy\n\tM7PP+negr4mM5cQLuusKyQ==","X-Received":"by 10.223.174.225 with SMTP id y88mr2111064wrc.7.1503999359364; \n\tTue, 29 Aug 2017 02:35:59 -0700 (PDT)","From":"Daniel Lezcano ","To":"tglx@linutronix.de","Cc":"linux-kernel@vger.kernel.org, Magnus Damm , \n\tGeert Uytterhoeven ,\n\tLaurent Pinchart ,\n\tRob Herring , Rob Herring ,\n\tMark Rutland ,\n\tdevicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED\n\tDEVICE TREE BINDINGS)","Subject":"[PATCH 5/9] devicetree: bindings: r8a73a4 and R-Car Gen2 CMT\n\tbindings","Date":"Tue, 29 Aug 2017 11:34:23 +0200","Message-Id":"<1503999271-15712-5-git-send-email-daniel.lezcano@linaro.org>","X-Mailer":"git-send-email 2.7.4","In-Reply-To":"<1503999271-15712-1-git-send-email-daniel.lezcano@linaro.org>","References":"<20170829093354.GA2572@mai>\n\t<1503999271-15712-1-git-send-email-daniel.lezcano@linaro.org>","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"devicetree@vger.kernel.org"},"content":"From: Magnus Damm \n\nUpdate SoC-specific bindings for r8a73a4 and R-Car Gen2 CMT0 and CMT1.\n\nSigned-off-by: Magnus Damm \nAcked-by: Geert Uytterhoeven \nAcked-by: Laurent Pinchart \nAcked-by: Rob Herring \nSigned-off-by: Daniel Lezcano \n---\n .../devicetree/bindings/timer/renesas,cmt.txt | 24 +++++++++++++---------\n 1 file changed, 14 insertions(+), 10 deletions(-)","diff":"diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.txt b/Documentation/devicetree/bindings/timer/renesas,cmt.txt\nindex 2583aeb..e81e0d2 100644\n--- a/Documentation/devicetree/bindings/timer/renesas,cmt.txt\n+++ b/Documentation/devicetree/bindings/timer/renesas,cmt.txt\n@@ -36,19 +36,23 @@ Required Properties:\n \t\t(CMT1 on sh73a0 and r8a7740)\n \t\tThis is a fallback for the above renesas,cmt-48-* entries.\n \n+ - \"renesas,cmt0-r8a73a4\" for the 32-bit CMT0 device included in r8a73a4.\n+ - \"renesas,cmt1-r8a73a4\" for the 48-bit CMT1 device included in r8a73a4.\n+ - \"renesas,cmt0-r8a7790\" for the 32-bit CMT0 device included in r8a7790.\n+ - \"renesas,cmt1-r8a7790\" for the 48-bit CMT1 device included in r8a7790.\n+ - \"renesas,cmt0-r8a7791\" for the 32-bit CMT0 device included in r8a7791.\n+ - \"renesas,cmt1-r8a7791\" for the 48-bit CMT1 device included in r8a7791.\n+ - \"renesas,cmt0-r8a7793\" for the 32-bit CMT0 device included in r8a7793.\n+ - \"renesas,cmt1-r8a7793\" for the 48-bit CMT1 device included in r8a7793.\n+ - \"renesas,cmt0-r8a7794\" for the 32-bit CMT0 device included in r8a7794.\n+ - \"renesas,cmt1-r8a7794\" for the 48-bit CMT1 device included in r8a7794.\n+\n - \"renesas,rcar-gen2-cmt0\" for 32-bit CMT0 devices included in R-Car Gen2.\n - \"renesas,rcar-gen2-cmt1\" for 48-bit CMT1 devices included in R-Car Gen2.\n+\t\tThese are fallbacks for r8a73a4 and all the R-Car Gen2\n+\t\tentries\tlisted above.\n \n- - \"renesas,cmt-48-r8a73a4\" for the r8a73a4 48-bit CMT\n-\t\t(CMT[01])\n- - \"renesas,cmt-48-r8a7790\" for the r8a7790 48-bit CMT\n-\t\t(CMT[01])\n- - \"renesas,cmt-48-r8a7791\" for the r8a7791 48-bit CMT\n-\t\t(CMT[01])\n- - \"renesas,cmt-48-gen2\" for all second generation 48-bit CMT\n-\t\t(CMT[01] on r8a73a4, r8a7790 and r8a7791)\n-\t\tThis is a fallback for the renesas,cmt-48-r8a73a4,\n-\t\trenesas,cmt-48-r8a7790 and renesas,cmt-48-r8a7791 entries.\n+ - \"renesas,cmt-48-gen2\" is , use \"renesas,cmt[01]-*\" instead.\n \n - reg: base address and length of the registers block for the timer module.\n - interrupts: interrupt-specifier for the timer, one per channel.\n","prefixes":["5/9"]}