{"id":804770,"url":"http://patchwork.ozlabs.org/api/1.2/patches/804770/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/20170823060957.31167-1-joel@jms.id.au/","project":{"id":37,"url":"http://patchwork.ozlabs.org/api/1.2/projects/37/?format=json","name":"Devicetree Bindings","link_name":"devicetree-bindings","list_id":"devicetree.vger.kernel.org","list_email":"devicetree@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170823060957.31167-1-joel@jms.id.au>","list_archive_url":null,"date":"2017-08-23T06:09:56","name":"[1/2] dt-bindings: aspeed-scu: Add clock and reset properties","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":true,"hash":"cb71d25bf2d3b417f2189580deb48d8ca7d3a04c","submitter":{"id":48628,"url":"http://patchwork.ozlabs.org/api/1.2/people/48628/?format=json","name":"Joel Stanley","email":"joel@jms.id.au"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/20170823060957.31167-1-joel@jms.id.au/mbox/","series":[],"comments":"http://patchwork.ozlabs.org/api/patches/804770/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/804770/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"BfsIeOj5\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xccV31kGRz9sRq\n\tfor ;\n\tWed, 23 Aug 2017 16:10:19 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1753336AbdHWGKR (ORCPT\n\t);\n\tWed, 23 Aug 2017 02:10:17 -0400","from mail-pg0-f68.google.com ([74.125.83.68]:34926 \"EHLO\n\tmail-pg0-f68.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1752291AbdHWGKQ (ORCPT\n\t); Wed, 23 Aug 2017 02:10:16 -0400","by mail-pg0-f68.google.com with SMTP id m133so780185pga.2;\n\tTue, 22 Aug 2017 23:10:16 -0700 (PDT)","from aurora.jms.id.au ([203.0.153.9])\n\tby smtp.gmail.com with ESMTPSA id\n\ts86sm1256198pfi.78.2017.08.22.23.10.09\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tTue, 22 Aug 2017 23:10:14 -0700 (PDT)","by aurora.jms.id.au (sSMTP sendmail emulation);\n\tWed, 23 Aug 2017 15:40:05 +0930"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=sender:from:to:cc:subject:date:message-id;\n\tbh=dEW8h3t+aLXVxFrWGp40csRdyYOX0IGb6/Cij2RZY9c=;\n\tb=BfsIeOj5+98uROcdBr8b7VEkCjB9+NGPhhZuumJNlN4d2vXKe8az9NQKRdZ7HAEkp+\n\tsvm9msGmkBreR71or/S3VNNGnRHBIJOnr5VVnkXFx47PMfEOXS8ceCfAdDKs0V+UnbhF\n\tlSCG3EkzxfhccafO+mrkMyUtQGRgjFPLZYck4883j3S+HrezmhKmoNYlvs8k/FAAaWJv\n\toMjElIMEfJ/X1m4PvSYjw0EOcFjluOqFfc4Bvczs1R+xgJCcnlOrlk3nepC5hZl7Ja/q\n\tveuXnYVvnIGApDrOwnT6Jzepx9xJUXlGst6V8jmjyIEZmibQCsDIlYpNV4KxufxCaFzo\n\tGLSw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:from:to:cc:subject:date:message-id;\n\tbh=dEW8h3t+aLXVxFrWGp40csRdyYOX0IGb6/Cij2RZY9c=;\n\tb=PTumCXVFRdFJOD/NWPyfq6QKJAellFaQbcqoZDjcRnqsOJBVrJAQs2CfGUX2axrgTC\n\tgBYDok5KiGIHrfIkfdZN8M0iiThTLfwQO4s0UBnpT0sUQ2SXwzOOVFT2PJbExO/PAjn1\n\twFcBoDfOWWd2do6/4VfC1AdxqPMRZpatS7i77P7G3WUKyrHMvvSeD42haltths1kMMpw\n\tCbZxmJL4JwauX0CDZS5pzgTb2XDM5jeofuypeGEBz3122poq0J5p//RLkeye8iVVwqR/\n\tip6rnO6k26K/uMb8dgMhWSQC9FdZcnSpD+z0hwKJvjgXMOiUF4H1oihz5b1uRIY7noNU\n\t5tGA==","X-Gm-Message-State":"AHYfb5jScaHPm4lE8UmWt0PXByBBArWoaNDRbqoRfk61607AHk1gcAnW\n\tXsDVYT7tBjvz4g==","X-Received":"by 10.84.232.12 with SMTP id h12mr1773298plk.362.1503468615789; \n\tTue, 22 Aug 2017 23:10:15 -0700 (PDT)","From":"Joel Stanley ","To":"Lee Jones , Rob Herring ,\n\tMark Rutland ,\n\tMichael Turquette ,\n\tStephen Boyd ","Cc":"devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n\tlinux-clk@vger.kernel.org, Andrew Jeffery ,\n\tBenjamin Herrenschmidt ,\n\tJeremy Kerr , Rick Altherr ,\n\tRyan Chen ","Subject":"[PATCH 1/2] dt-bindings: aspeed-scu: Add clock and reset properties","Date":"Wed, 23 Aug 2017 15:39:56 +0930","Message-Id":"<20170823060957.31167-1-joel@jms.id.au>","X-Mailer":"git-send-email 2.14.1","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"devicetree@vger.kernel.org"},"content":"Signed-off-by: Joel Stanley \n---\n Documentation/devicetree/bindings/mfd/aspeed-scu.txt | 6 ++++++\n 1 file changed, 6 insertions(+)","diff":"diff --git a/Documentation/devicetree/bindings/mfd/aspeed-scu.txt b/Documentation/devicetree/bindings/mfd/aspeed-scu.txt\nindex 4fc5b83726d6..ce8cf0ec6279 100644\n--- a/Documentation/devicetree/bindings/mfd/aspeed-scu.txt\n+++ b/Documentation/devicetree/bindings/mfd/aspeed-scu.txt\n@@ -9,10 +9,16 @@ Required properties:\n \t\t\"aspeed,g5-scu\", \"syscon\", \"simple-mfd\"\n \n - reg:\t\tcontains the offset and length of the SCU memory region\n+- #clock-cells: should be set to <1> - the system controller is also a\n+\tclock provider\n+- #reset-cells: should be set to <1> - the system controller is also a\n+\treset line provider\n \n Example:\n \n syscon: syscon@1e6e2000 {\n \tcompatible = \"aspeed,ast2400-scu\", \"syscon\", \"simple-mfd\";\n \treg = <0x1e6e2000 0x1a8>;\n+\t#clock-cells = <1>;\n+\t#reset-cells = <1>;\n };\n","prefixes":["1/2"]}