{"id":2235087,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235087/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-29-bcbec96357d9@gmail.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260508-mips-octeon-missing-insns-v2-v3-29-bcbec96357d9@gmail.com>","list_archive_url":null,"date":"2026-05-08T15:12:29","name":"[v3,29/32] target/mips: add Octeon ZUC crypto support","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"f8e35dee07ffc8255503204b437e32e5659da545","submitter":{"id":66301,"url":"http://patchwork.ozlabs.org/api/1.2/people/66301/?format=json","name":"James Hilliard","email":"james.hilliard1@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-29-bcbec96357d9@gmail.com/mbox/","series":[{"id":503407,"url":"http://patchwork.ozlabs.org/api/1.2/series/503407/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503407","date":"2026-05-08T15:12:00","name":"target/mips: add missing Octeon user-mode support","version":3,"mbox":"http://patchwork.ozlabs.org/series/503407/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2235087/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2235087/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=Pyz4b1RC;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBt2C48DNz1yKd\n\tfor ; Sat, 09 May 2026 01:14:27 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wLMuC-00045q-1b; Fri, 08 May 2026 11:14:20 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wLMtP-0002jf-0j\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:32 -0400","from mail-oo1-xc35.google.com ([2607:f8b0:4864:20::c35])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wLMtM-0001mw-78\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:30 -0400","by mail-oo1-xc35.google.com with SMTP id\n 006d021491bc7-682fce74c06so1427225eaf.3\n for ; Fri, 08 May 2026 08:13:27 -0700 (PDT)","from\n 1.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.ip6.arpa\n (71-218-113-237.hlrn.qwest.net. [71.218.113.237])\n by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-43557109b7dsm1897904fac.5.2026.05.08.08.13.25\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 08 May 2026 08:13:26 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1778253207; x=1778858007; darn=nongnu.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to; bh=02Vg9TP5cPr6Hwk9IG7LGqDF5IMhJlGE68Knki2LRWs=;\n b=Pyz4b1RCTKyt43xYdEZd4JsevpLVtEz76x3CEXzhGi6lRL4evnlD7HlFJTesP5mQwd\n V+1VQ6d9u4UiDqjmUis4mH5733ZRKm+IunRNcTBKEPy2tez6rDq9WWNNqV9sNJ8BH+4J\n ov44/2wTSJkDOq4hMYH4Mpivf1BJf2bBGup3Gx47t7Lq0A4cmXu5tyY6V58GByYke13z\n TkNQJbcLz7r3RbPn2MeDcitUovNlHLM+dnpaPwx2FZgeta0kP3cVzf3io4WDpqtZG2sH\n YUIyFjU+M3O+6eCkhIbs2D6TYVxxRkBMq8+wg9uR5JpFz7q7jH1NQQnv61XAzmP7Uy7X\n HNhw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778253207; x=1778858007;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=02Vg9TP5cPr6Hwk9IG7LGqDF5IMhJlGE68Knki2LRWs=;\n b=EqIowb1R5BBcPR6kqzPC2LFl0fdFPQYumLGS1OjZVVNzzLst4oN0972LF0YFskVkvB\n /uc6abtZXZGAhsG2asl3Ulg5b9hVFyF56PpwQnz9qM20sW3O9rhW4MTAJR+khj41Ch4G\n 5EzFqMfTasEwkofQ9hGdAhrElXw0KdI4Tln+Uj787A5C08/C5UNKRbx0Wa+labCuXtwV\n rMEZYMF4Zp5ssaAm552lWr0s0RjgtlScMESHWrfq/5c2dHRj83csANjiih2J7G1gSa2E\n jcY+RUDgfQujcxuLvYEeconS3GVVCykSNbofRrojqr5gHwz3e4QyXkrFixJsDMz7zfRf\n YnDA==","X-Gm-Message-State":"AOJu0Yz9aWrLtIuvbP0H85xUzjtZX021qwrVX6P+qp9GWRkSTphS0jYe\n Pw7TxpOwYejvdsu3Q8P3V5vaCRLqVGmt8nPNr8f0dexbUkoWS6o3KWgJbqobDA==","X-Gm-Gg":"AeBDietzKg7gMzY7jsxKGCHgsf58w9xzIG5oi0sLs8h0wP4fSBU0sKuelsLa2RjxoZu\n W5Ysr/V55UEAxApAw69LTeQFMipT58FHRgj0QCMl/7AqusDRRMX+9aAd+Jzm54j3ne1iFMrk7ya\n l3zxXLYblj4Vmi0vTXAMcK7t0ZxoEiuJVq9c/jfOxT5t+Q5z+8kZ0rYWL2I5F+CmnwM2jDtUXIb\n 4/1cZROXO4SJbgEfZcUUTJPEEaf5Q+ob10b6wTNLMP+p0XsKWUvZgnoM8PE0RWV8LzFGoLc3buR\n x7rQ76iyhF+3gxT51/nOHisFRIr9OFynL4r0wYavaqf7NxHYvzdmuJMLFjPcHigWjYVJQSHB08F\n XXU4tginQV+/mA5PTha0w3YxqD58jV/NYcYUh+6jVnmnZl+n0PB1SzCnpukzIJubZ/hmZgWHf0h\n eYG0WLPQH0GOF8G1l0T8IXTkX4Id5MZiqVYAv/nEBCPq7MmlD8X7DhijpCoh+TuXQO877zW27Zm\n 2BNb4m8XtLMP3Q6+qgGwTEtwJnkkcpJWRWxS7tq6p+B0MJWY3/9ikkBhyYldaMA/HnKXP9oeI7q\n FPx3dsVgKzuOHzruhg7rb/8P4n65BPl5hI2BPuMN3B5ZnsvwLZquXa6pr1pFX8x9Fo0WWM8=","X-Received":"by 2002:a05:6820:168d:b0:68a:af54:cb61 with SMTP id\n 006d021491bc7-69998d889ecmr6927800eaf.60.1778253206524;\n Fri, 08 May 2026 08:13:26 -0700 (PDT)","From":"James Hilliard ","Date":"Fri, 08 May 2026 09:12:29 -0600","Subject":"[PATCH v3 29/32] target/mips: add Octeon ZUC crypto support","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"8bit","Message-Id":"\n <20260508-mips-octeon-missing-insns-v2-v3-29-bcbec96357d9@gmail.com>","References":"\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>","In-Reply-To":"\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>","To":"qemu-devel@nongnu.org","Cc":"Laurent Vivier , =?utf-8?q?Philippe_Mathieu-Daud?=\n\t=?utf-8?q?=C3=A9?= ,\n Aurelien Jarno ,\n Jiaxun Yang ,\n Aleksandar Rikalo , Huacai Chen ,\n James Hilliard , Helge Deller ,\n Pierrick Bouvier ,\n Pierrick Bouvier ","X-Mailer":"b4 0.15.2","Received-SPF":"pass client-ip=2607:f8b0:4864:20::c35;\n envelope-from=james.hilliard1@gmail.com; helo=mail-oo1-xc35.google.com","X-Spam_score_int":"-17","X-Spam_score":"-1.8","X-Spam_bar":"-","X-Spam_report":"(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Add the Octeon ZUC START and MORE selectors and model the shared state\nwindow used by the hardware interface.\n\nThis covers the keystream and MAC engine state, including the\nsave-and-restore view that overlaps the HSH/SHA3 bank. Shared-window\nwrites also update the SHA512/SHA3 backing state so guests can switch\nbetween engines without stale register contents.\n\nSigned-off-by: James Hilliard \n---\nChanges v1 -> v2:\n - Add shared-window selector predicates and assert on unreachable ZUC\n selector switches. (suggested by Philippe Mathieu-Daudé)\n - Preserve aliased HSH/SHA3/SHA512 backing state during ZUC\n shared-window writes.\n - Add selector dispatch updates in octeon_translate.c after moving\n COP2 decode out of translate.c. (suggested by Philippe\n Mathieu-Daudé)\n---\n target/mips/cpu.h | 7 +\n target/mips/system/machine.c | 4 +\n target/mips/tcg/octeon_crypto.c | 353 +++++++++++++++++++++++++++++++++++++\n target/mips/tcg/octeon_translate.c | 2 +\n 4 files changed, 366 insertions(+)","diff":"diff --git a/target/mips/cpu.h b/target/mips/cpu.h\nindex 4f136e87f4..f97e50a84a 100644\n--- a/target/mips/cpu.h\n+++ b/target/mips/cpu.h\n@@ -533,6 +533,7 @@ typedef enum MIPSOcteonSharedMode {\n OCTEON_SHARED_MODE_NONE = 0,\n OCTEON_SHARED_MODE_SHA512,\n OCTEON_SHARED_MODE_SNOW3G,\n+ OCTEON_SHARED_MODE_ZUC,\n OCTEON_SHARED_MODE_SHA3,\n } MIPSOcteonSharedMode;\n \n@@ -696,6 +697,8 @@ typedef enum MIPSOcteonCop2Sel {\n OCTEON_COP2_SEL_SNOW3G_MORE = 0x404e,\n OCTEON_COP2_SEL_HSH_STARTSHA256 = 0x404f,\n OCTEON_COP2_SEL_SHA3_STARTOP = 0x4052,\n+ OCTEON_COP2_SEL_ZUC_START = 0x4055,\n+ OCTEON_COP2_SEL_ZUC_MORE = 0x4056,\n OCTEON_COP2_SEL_GFM_XORMUL1_REFLECT = 0x405d,\n OCTEON_COP2_SEL_HSH_STARTSHA1 = 0x4057,\n OCTEON_COP2_SEL_HSH_STARTSHA512 = 0x424f,\n@@ -730,6 +733,10 @@ typedef struct MIPSOcteonCryptoState {\n uint32_t snow3g_fsm[3];\n uint32_t snow3g_lfsr[16];\n uint64_t snow3g_result;\n+ uint32_t zuc_fsm[2];\n+ uint32_t zuc_lfsr[16];\n+ uint32_t zuc_window[3];\n+ uint32_t zuc_tresult;\n } MIPSOcteonCryptoState;\n \n typedef struct CPUArchState {\ndiff --git a/target/mips/system/machine.c b/target/mips/system/machine.c\nindex bf48544a08..c9d477896c 100644\n--- a/target/mips/system/machine.c\n+++ b/target/mips/system/machine.c\n@@ -312,6 +312,10 @@ static const VMStateDescription mips_vmstate_octeon_crypto = {\n VMSTATE_UINT32_ARRAY(env.octeon_crypto.snow3g_fsm, MIPSCPU, 3),\n VMSTATE_UINT32_ARRAY(env.octeon_crypto.snow3g_lfsr, MIPSCPU, 16),\n VMSTATE_UINT64(env.octeon_crypto.snow3g_result, MIPSCPU),\n+ VMSTATE_UINT32_ARRAY(env.octeon_crypto.zuc_fsm, MIPSCPU, 2),\n+ VMSTATE_UINT32_ARRAY(env.octeon_crypto.zuc_lfsr, MIPSCPU, 16),\n+ VMSTATE_UINT32_ARRAY(env.octeon_crypto.zuc_window, MIPSCPU, 3),\n+ VMSTATE_UINT32(env.octeon_crypto.zuc_tresult, MIPSCPU),\n VMSTATE_END_OF_LIST()\n }\n };\ndiff --git a/target/mips/tcg/octeon_crypto.c b/target/mips/tcg/octeon_crypto.c\nindex d9e66f3dc8..3ee56ef4c0 100644\n--- a/target/mips/tcg/octeon_crypto.c\n+++ b/target/mips/tcg/octeon_crypto.c\n@@ -631,6 +631,277 @@ static int octeon_sha3_xordat_pos_from_sel(uint32_t sel)\n return -1;\n }\n \n+static const uint8_t octeon_zuc_s0[256] = {\n+ 0x3e, 0x72, 0x5b, 0x47, 0xca, 0xe0, 0x00, 0x33,\n+ 0x04, 0xd1, 0x54, 0x98, 0x09, 0xb9, 0x6d, 0xcb,\n+ 0x7b, 0x1b, 0xf9, 0x32, 0xaf, 0x9d, 0x6a, 0xa5,\n+ 0xb8, 0x2d, 0xfc, 0x1d, 0x08, 0x53, 0x03, 0x90,\n+ 0x4d, 0x4e, 0x84, 0x99, 0xe4, 0xce, 0xd9, 0x91,\n+ 0xdd, 0xb6, 0x85, 0x48, 0x8b, 0x29, 0x6e, 0xac,\n+ 0xcd, 0xc1, 0xf8, 0x1e, 0x73, 0x43, 0x69, 0xc6,\n+ 0xb5, 0xbd, 0xfd, 0x39, 0x63, 0x20, 0xd4, 0x38,\n+ 0x76, 0x7d, 0xb2, 0xa7, 0xcf, 0xed, 0x57, 0xc5,\n+ 0xf3, 0x2c, 0xbb, 0x14, 0x21, 0x06, 0x55, 0x9b,\n+ 0xe3, 0xef, 0x5e, 0x31, 0x4f, 0x7f, 0x5a, 0xa4,\n+ 0x0d, 0x82, 0x51, 0x49, 0x5f, 0xba, 0x58, 0x1c,\n+ 0x4a, 0x16, 0xd5, 0x17, 0xa8, 0x92, 0x24, 0x1f,\n+ 0x8c, 0xff, 0xd8, 0xae, 0x2e, 0x01, 0xd3, 0xad,\n+ 0x3b, 0x4b, 0xda, 0x46, 0xeb, 0xc9, 0xde, 0x9a,\n+ 0x8f, 0x87, 0xd7, 0x3a, 0x80, 0x6f, 0x2f, 0xc8,\n+ 0xb1, 0xb4, 0x37, 0xf7, 0x0a, 0x22, 0x13, 0x28,\n+ 0x7c, 0xcc, 0x3c, 0x89, 0xc7, 0xc3, 0x96, 0x56,\n+ 0x07, 0xbf, 0x7e, 0xf0, 0x0b, 0x2b, 0x97, 0x52,\n+ 0x35, 0x41, 0x79, 0x61, 0xa6, 0x4c, 0x10, 0xfe,\n+ 0xbc, 0x26, 0x95, 0x88, 0x8a, 0xb0, 0xa3, 0xfb,\n+ 0xc0, 0x18, 0x94, 0xf2, 0xe1, 0xe5, 0xe9, 0x5d,\n+ 0xd0, 0xdc, 0x11, 0x66, 0x64, 0x5c, 0xec, 0x59,\n+ 0x42, 0x75, 0x12, 0xf5, 0x74, 0x9c, 0xaa, 0x23,\n+ 0x0e, 0x86, 0xab, 0xbe, 0x2a, 0x02, 0xe7, 0x67,\n+ 0xe6, 0x44, 0xa2, 0x6c, 0xc2, 0x93, 0x9f, 0xf1,\n+ 0xf6, 0xfa, 0x36, 0xd2, 0x50, 0x68, 0x9e, 0x62,\n+ 0x71, 0x15, 0x3d, 0xd6, 0x40, 0xc4, 0xe2, 0x0f,\n+ 0x8e, 0x83, 0x77, 0x6b, 0x25, 0x05, 0x3f, 0x0c,\n+ 0x30, 0xea, 0x70, 0xb7, 0xa1, 0xe8, 0xa9, 0x65,\n+ 0x8d, 0x27, 0x1a, 0xdb, 0x81, 0xb3, 0xa0, 0xf4,\n+ 0x45, 0x7a, 0x19, 0xdf, 0xee, 0x78, 0x34, 0x60,\n+};\n+\n+static const uint8_t octeon_zuc_s1[256] = {\n+ 0x55, 0xc2, 0x63, 0x71, 0x3b, 0xc8, 0x47, 0x86,\n+ 0x9f, 0x3c, 0xda, 0x5b, 0x29, 0xaa, 0xfd, 0x77,\n+ 0x8c, 0xc5, 0x94, 0x0c, 0xa6, 0x1a, 0x13, 0x00,\n+ 0xe3, 0xa8, 0x16, 0x72, 0x40, 0xf9, 0xf8, 0x42,\n+ 0x44, 0x26, 0x68, 0x96, 0x81, 0xd9, 0x45, 0x3e,\n+ 0x10, 0x76, 0xc6, 0xa7, 0x8b, 0x39, 0x43, 0xe1,\n+ 0x3a, 0xb5, 0x56, 0x2a, 0xc0, 0x6d, 0xb3, 0x05,\n+ 0x22, 0x66, 0xbf, 0xdc, 0x0b, 0xfa, 0x62, 0x48,\n+ 0xdd, 0x20, 0x11, 0x06, 0x36, 0xc9, 0xc1, 0xcf,\n+ 0xf6, 0x27, 0x52, 0xbb, 0x69, 0xf5, 0xd4, 0x87,\n+ 0x7f, 0x84, 0x4c, 0xd2, 0x9c, 0x57, 0xa4, 0xbc,\n+ 0x4f, 0x9a, 0xdf, 0xfe, 0xd6, 0x8d, 0x7a, 0xeb,\n+ 0x2b, 0x53, 0xd8, 0x5c, 0xa1, 0x14, 0x17, 0xfb,\n+ 0x23, 0xd5, 0x7d, 0x30, 0x67, 0x73, 0x08, 0x09,\n+ 0xee, 0xb7, 0x70, 0x3f, 0x61, 0xb2, 0x19, 0x8e,\n+ 0x4e, 0xe5, 0x4b, 0x93, 0x8f, 0x5d, 0xdb, 0xa9,\n+ 0xad, 0xf1, 0xae, 0x2e, 0xcb, 0x0d, 0xfc, 0xf4,\n+ 0x2d, 0x46, 0x6e, 0x1d, 0x97, 0xe8, 0xd1, 0xe9,\n+ 0x4d, 0x37, 0xa5, 0x75, 0x5e, 0x83, 0x9e, 0xab,\n+ 0x82, 0x9d, 0xb9, 0x1c, 0xe0, 0xcd, 0x49, 0x89,\n+ 0x01, 0xb6, 0xbd, 0x58, 0x24, 0xa2, 0x5f, 0x38,\n+ 0x78, 0x99, 0x15, 0x90, 0x50, 0xb8, 0x95, 0xe4,\n+ 0xd0, 0x91, 0xc7, 0xce, 0xed, 0x0f, 0xb4, 0x6f,\n+ 0xa0, 0xcc, 0xf0, 0x02, 0x4a, 0x79, 0xc3, 0xde,\n+ 0xa3, 0xef, 0xea, 0x51, 0xe6, 0x6b, 0x18, 0xec,\n+ 0x1b, 0x2c, 0x80, 0xf7, 0x74, 0xe7, 0xff, 0x21,\n+ 0x5a, 0x6a, 0x54, 0x1e, 0x41, 0x31, 0x92, 0x35,\n+ 0xc4, 0x33, 0x07, 0x0a, 0xba, 0x7e, 0x0e, 0x34,\n+ 0x88, 0xb1, 0x98, 0x7c, 0xf3, 0x3d, 0x60, 0x6c,\n+ 0x7b, 0xca, 0xd3, 0x1f, 0x32, 0x65, 0x04, 0x28,\n+ 0x64, 0xbe, 0x85, 0x9b, 0x2f, 0x59, 0x8a, 0xd7,\n+ 0xb0, 0x25, 0xac, 0xaf, 0x12, 0x03, 0xe2, 0xf2,\n+};\n+\n+static inline uint32_t octeon_zuc_addm(uint32_t a, uint32_t b)\n+{\n+ uint32_t c = a + b;\n+\n+ c = (c & 0x7fffffffU) + (c >> 31);\n+ return c ? c : 0x7fffffffU;\n+}\n+\n+static inline uint32_t octeon_zuc_mul_by_pow2(uint32_t v, unsigned int shift)\n+{\n+ return ((v << shift) | (v >> (31 - shift))) & 0x7fffffffU;\n+}\n+\n+static inline uint32_t octeon_zuc_make_u32(uint8_t a, uint8_t b,\n+ uint8_t c, uint8_t d)\n+{\n+ return ((uint32_t)a << 24) | ((uint32_t)b << 16) |\n+ ((uint32_t)c << 8) | d;\n+}\n+\n+static inline uint64_t octeon_zuc_pack_pair(uint32_t hi, uint32_t lo)\n+{\n+ return ((uint64_t)hi << 32) | lo;\n+}\n+\n+static void octeon_zuc_bit_reorganization(const MIPSOcteonCryptoState *crypto,\n+ uint32_t x[4])\n+{\n+ x[0] = ((crypto->zuc_lfsr[15] & 0x7fff8000U) << 1) |\n+ (crypto->zuc_lfsr[14] & 0xffffU);\n+ x[1] = ((crypto->zuc_lfsr[11] & 0xffffU) << 16) |\n+ (crypto->zuc_lfsr[9] >> 15);\n+ x[2] = ((crypto->zuc_lfsr[7] & 0xffffU) << 16) |\n+ (crypto->zuc_lfsr[5] >> 15);\n+ x[3] = ((crypto->zuc_lfsr[2] & 0xffffU) << 16) |\n+ (crypto->zuc_lfsr[0] >> 15);\n+}\n+\n+static inline uint32_t octeon_zuc_l1(uint32_t x)\n+{\n+ return x ^ rol32(x, 2) ^ rol32(x, 10) ^\n+ rol32(x, 18) ^ rol32(x, 24);\n+}\n+\n+static inline uint32_t octeon_zuc_l2(uint32_t x)\n+{\n+ return x ^ rol32(x, 8) ^ rol32(x, 14) ^\n+ rol32(x, 22) ^ rol32(x, 30);\n+}\n+\n+static uint32_t octeon_zuc_f(MIPSOcteonCryptoState *crypto, const uint32_t x[4])\n+{\n+ uint32_t w = (x[0] ^ crypto->zuc_fsm[0]) + crypto->zuc_fsm[1];\n+ uint32_t w1 = crypto->zuc_fsm[0] + x[1];\n+ uint32_t w2 = crypto->zuc_fsm[1] ^ x[2];\n+ uint32_t u = octeon_zuc_l1((w1 << 16) | (w2 >> 16));\n+ uint32_t v = octeon_zuc_l2((w2 << 16) | (w1 >> 16));\n+\n+ crypto->zuc_fsm[0] = octeon_zuc_make_u32(octeon_zuc_s0[u >> 24],\n+ octeon_zuc_s1[(uint8_t)(u >> 16)],\n+ octeon_zuc_s0[(uint8_t)(u >> 8)],\n+ octeon_zuc_s1[(uint8_t)u]);\n+ crypto->zuc_fsm[1] = octeon_zuc_make_u32(octeon_zuc_s0[v >> 24],\n+ octeon_zuc_s1[(uint8_t)(v >> 16)],\n+ octeon_zuc_s0[(uint8_t)(v >> 8)],\n+ octeon_zuc_s1[(uint8_t)v]);\n+ return w;\n+}\n+\n+static void octeon_zuc_lfsr_step(MIPSOcteonCryptoState *crypto,\n+ bool init_mode, uint32_t u)\n+{\n+ uint32_t f = crypto->zuc_lfsr[0];\n+\n+ f = octeon_zuc_addm(f, octeon_zuc_mul_by_pow2(crypto->zuc_lfsr[0], 8));\n+ f = octeon_zuc_addm(f, octeon_zuc_mul_by_pow2(crypto->zuc_lfsr[4], 20));\n+ f = octeon_zuc_addm(f, octeon_zuc_mul_by_pow2(crypto->zuc_lfsr[10], 21));\n+ f = octeon_zuc_addm(f, octeon_zuc_mul_by_pow2(crypto->zuc_lfsr[13], 17));\n+ f = octeon_zuc_addm(f, octeon_zuc_mul_by_pow2(crypto->zuc_lfsr[15], 15));\n+ if (init_mode) {\n+ f = octeon_zuc_addm(f, u);\n+ }\n+\n+ memmove(&crypto->zuc_lfsr[0], &crypto->zuc_lfsr[1],\n+ 15 * sizeof(crypto->zuc_lfsr[0]));\n+ crypto->zuc_lfsr[15] = f;\n+}\n+\n+static uint32_t octeon_zuc_generate_word(MIPSOcteonCryptoState *crypto)\n+{\n+ uint32_t x[4];\n+ uint32_t z;\n+\n+ octeon_zuc_bit_reorganization(crypto, x);\n+ z = octeon_zuc_f(crypto, x) ^ x[3];\n+ octeon_zuc_lfsr_step(crypto, false, 0);\n+ return z;\n+}\n+\n+static void octeon_zuc_fill_window(MIPSOcteonCryptoState *crypto)\n+{\n+ crypto->zuc_window[0] = octeon_zuc_generate_word(crypto);\n+ crypto->zuc_window[1] = octeon_zuc_generate_word(crypto);\n+ crypto->zuc_window[2] = octeon_zuc_generate_word(crypto);\n+}\n+\n+static inline uint32_t\n+octeon_zuc_window_word(const MIPSOcteonCryptoState *crypto, unsigned int bit)\n+{\n+ if (bit == 0) {\n+ return crypto->zuc_window[0];\n+ }\n+ if (bit < 32) {\n+ return (crypto->zuc_window[0] << bit) |\n+ (crypto->zuc_window[1] >> (32 - bit));\n+ }\n+ if (bit == 32) {\n+ return crypto->zuc_window[1];\n+ }\n+ return (crypto->zuc_window[1] << (bit - 32)) |\n+ (crypto->zuc_window[2] >> (64 - bit));\n+}\n+\n+static void octeon_zuc_advance_window(MIPSOcteonCryptoState *crypto)\n+{\n+ crypto->zuc_window[0] = crypto->zuc_window[2];\n+ crypto->zuc_window[1] = octeon_zuc_generate_word(crypto);\n+ crypto->zuc_window[2] = octeon_zuc_generate_word(crypto);\n+}\n+\n+static void octeon_zuc_start(MIPSOcteonCryptoState *crypto, uint64_t q)\n+{\n+ uint32_t x[4];\n+ bool restore_active = crypto->shared_mode == OCTEON_SHARED_MODE_ZUC;\n+\n+ octeon_set_shared_mode(crypto, OCTEON_SHARED_MODE_ZUC);\n+ if (!restore_active) {\n+ for (int i = 0; i < 7; i++) {\n+ uint64_t pair = crypto->sha512_block[i];\n+\n+ crypto->zuc_lfsr[i * 2] = (pair >> 32) & 0x7fffffffU;\n+ crypto->zuc_lfsr[i * 2 + 1] = pair & 0x7fffffffU;\n+ }\n+ }\n+ crypto->zuc_lfsr[14] = (q >> 32) & 0x7fffffffU;\n+ crypto->zuc_lfsr[15] = q & 0x7fffffffU;\n+ crypto->zuc_fsm[0] = 0;\n+ crypto->zuc_fsm[1] = 0;\n+ crypto->zuc_tresult = 0;\n+\n+ for (int i = 0; i < 32; i++) {\n+ octeon_zuc_bit_reorganization(crypto, x);\n+ octeon_zuc_lfsr_step(crypto, true, octeon_zuc_f(crypto, x) >> 1);\n+ }\n+\n+ octeon_zuc_bit_reorganization(crypto, x);\n+ (void)octeon_zuc_f(crypto, x);\n+ octeon_zuc_lfsr_step(crypto, false, 0);\n+ octeon_zuc_fill_window(crypto);\n+}\n+\n+static void octeon_zuc_more(MIPSOcteonCryptoState *crypto, uint64_t q)\n+{\n+ uint32_t t = crypto->zuc_tresult;\n+\n+ octeon_set_shared_mode(crypto, OCTEON_SHARED_MODE_ZUC);\n+ for (unsigned int bit = 0; bit < 64; bit++) {\n+ if ((q >> (63 - bit)) & 1) {\n+ t ^= octeon_zuc_window_word(crypto, bit);\n+ }\n+ }\n+ crypto->zuc_tresult = t;\n+ octeon_zuc_advance_window(crypto);\n+}\n+\n+static bool octeon_zuc_is_shared_dmfc2_sel(uint32_t sel)\n+{\n+ switch (sel) {\n+ case OCTEON_COP2_SEL_HSH_DATW0 ... OCTEON_COP2_SEL_HSH_DATW11:\n+ case OCTEON_COP2_SEL_HSH_IVW0 ... OCTEON_COP2_SEL_HSH_IVW3:\n+ case OCTEON_COP2_SEL_SHA3_DAT15_READ:\n+ case OCTEON_COP2_SEL_SHA3_DAT24:\n+ return true;\n+ default:\n+ return false;\n+ }\n+}\n+\n+static bool octeon_zuc_is_shared_dmtc2_sel(uint32_t sel)\n+{\n+ switch (sel) {\n+ case OCTEON_COP2_SEL_HSH_DATW0 ... OCTEON_COP2_SEL_HSH_DATW11:\n+ case OCTEON_COP2_SEL_HSH_IVW0 ... OCTEON_COP2_SEL_HSH_IVW3:\n+ case OCTEON_COP2_SEL_SHA3_DAT15_WRITE:\n+ case OCTEON_COP2_SEL_SHA3_DAT24:\n+ return true;\n+ default:\n+ return false;\n+ }\n+}\n+\n static const uint8_t octeon_snow3g_sr[256] = {\n 0x63, 0x7c, 0x77, 0x7b, 0xf2, 0x6b, 0x6f, 0xc5,\n 0x30, 0x01, 0x67, 0x2b, 0xfe, 0xd7, 0xab, 0x76,\n@@ -1527,6 +1798,39 @@ uint64_t helper_octeon_cop2_dmfc2(CPUMIPSState *env, uint32_t sel)\n MIPSOcteonCryptoState *crypto = &env->octeon_crypto;\n int sha3_pos;\n \n+ if (crypto->shared_mode == OCTEON_SHARED_MODE_ZUC &&\n+ octeon_zuc_is_shared_dmfc2_sel(sel)) {\n+ if (sel >= OCTEON_COP2_SEL_HSH_DATW0 &&\n+ sel <= OCTEON_COP2_SEL_HSH_DATW7) {\n+ unsigned int idx = sel - OCTEON_COP2_SEL_HSH_DATW0;\n+\n+ return octeon_zuc_pack_pair(crypto->zuc_lfsr[idx * 2],\n+ crypto->zuc_lfsr[idx * 2 + 1]);\n+ }\n+ switch (sel) {\n+ case OCTEON_COP2_SEL_HSH_DATW8:\n+ return octeon_zuc_pack_pair(crypto->zuc_fsm[0], crypto->zuc_fsm[1]);\n+ case OCTEON_COP2_SEL_HSH_DATW9:\n+ case OCTEON_COP2_SEL_HSH_IVW0:\n+ return octeon_zuc_pack_pair(crypto->zuc_window[0],\n+ crypto->zuc_window[1]);\n+ case OCTEON_COP2_SEL_HSH_DATW10:\n+ return crypto->zuc_window[2];\n+ case OCTEON_COP2_SEL_HSH_DATW11:\n+ case OCTEON_COP2_SEL_HSH_IVW3:\n+ return crypto->zuc_tresult;\n+ case OCTEON_COP2_SEL_SHA3_DAT15_READ:\n+ case OCTEON_COP2_SEL_SHA3_DAT24:\n+ return 0;\n+ case OCTEON_COP2_SEL_HSH_IVW1:\n+ return crypto->zuc_fsm[0];\n+ case OCTEON_COP2_SEL_HSH_IVW2:\n+ return crypto->zuc_fsm[1];\n+ default:\n+ g_assert_not_reached();\n+ }\n+ }\n+\n if (crypto->shared_mode == OCTEON_SHARED_MODE_SNOW3G) {\n if (sel >= OCTEON_COP2_SEL_SNOW3G_LFSR0 &&\n sel <= OCTEON_COP2_SEL_SNOW3G_LFSR7) {\n@@ -1645,6 +1949,49 @@ void helper_octeon_cop2_dmtc2(CPUMIPSState *env, uint64_t value,\n uint64_t q = (uint64_t)value;\n int sha3_pos;\n \n+ if (crypto->shared_mode == OCTEON_SHARED_MODE_ZUC &&\n+ octeon_zuc_is_shared_dmtc2_sel(sel)) {\n+ octeon_store_shared_hash_dat(crypto, sel, q);\n+\n+ if (sel >= OCTEON_COP2_SEL_HSH_DATW0 &&\n+ sel <= OCTEON_COP2_SEL_HSH_DATW7) {\n+ unsigned int idx = sel - OCTEON_COP2_SEL_HSH_DATW0;\n+\n+ crypto->zuc_lfsr[idx * 2] = (q >> 32) & 0x7fffffffU;\n+ crypto->zuc_lfsr[idx * 2 + 1] = q & 0x7fffffffU;\n+ return;\n+ }\n+ switch (sel) {\n+ case OCTEON_COP2_SEL_HSH_DATW8:\n+ crypto->zuc_fsm[0] = q >> 32;\n+ crypto->zuc_fsm[1] = q;\n+ return;\n+ case OCTEON_COP2_SEL_HSH_DATW9:\n+ case OCTEON_COP2_SEL_HSH_IVW0:\n+ crypto->zuc_window[0] = q >> 32;\n+ crypto->zuc_window[1] = q;\n+ return;\n+ case OCTEON_COP2_SEL_HSH_DATW10:\n+ crypto->zuc_window[2] = q;\n+ return;\n+ case OCTEON_COP2_SEL_HSH_DATW11:\n+ case OCTEON_COP2_SEL_HSH_IVW3:\n+ crypto->zuc_tresult = q;\n+ return;\n+ case OCTEON_COP2_SEL_SHA3_DAT15_WRITE:\n+ case OCTEON_COP2_SEL_SHA3_DAT24:\n+ return;\n+ case OCTEON_COP2_SEL_HSH_IVW1:\n+ crypto->zuc_fsm[0] = q;\n+ return;\n+ case OCTEON_COP2_SEL_HSH_IVW2:\n+ crypto->zuc_fsm[1] = q;\n+ return;\n+ default:\n+ g_assert_not_reached();\n+ }\n+ }\n+\n switch (sel) {\n case OCTEON_COP2_SEL_3DES_KEY0:\n case OCTEON_COP2_SEL_3DES_KEY1:\n@@ -1859,6 +2206,12 @@ void helper_octeon_cop2_dmtc2(CPUMIPSState *env, uint64_t value,\n octeon_set_shared_mode(crypto, OCTEON_SHARED_MODE_SHA3);\n octeon_sha3_permute(crypto);\n break;\n+ case OCTEON_COP2_SEL_ZUC_START:\n+ octeon_zuc_start(crypto, q);\n+ break;\n+ case OCTEON_COP2_SEL_ZUC_MORE:\n+ octeon_zuc_more(crypto, q);\n+ break;\n case OCTEON_COP2_SEL_GFM_XORMUL1_REFLECT:\n octeon_gfm_mul_reflect(crypto, q);\n break;\ndiff --git a/target/mips/tcg/octeon_translate.c b/target/mips/tcg/octeon_translate.c\nindex 278b2ed991..a191c0277b 100644\n--- a/target/mips/tcg/octeon_translate.c\n+++ b/target/mips/tcg/octeon_translate.c\n@@ -194,6 +194,8 @@ static bool octeon_cop2_is_supported_dmtc2(uint16_t sel)\n case OCTEON_COP2_SEL_SNOW3G_MORE:\n case OCTEON_COP2_SEL_HSH_STARTSHA256:\n case OCTEON_COP2_SEL_SHA3_STARTOP:\n+ case OCTEON_COP2_SEL_ZUC_START:\n+ case OCTEON_COP2_SEL_ZUC_MORE:\n case OCTEON_COP2_SEL_HSH_STARTSHA1:\n case OCTEON_COP2_SEL_GFM_XORMUL1_REFLECT:\n case OCTEON_COP2_SEL_HSH_STARTSHA512:\n","prefixes":["v3","29/32"]}