{"id":2235086,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235086/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-13-bcbec96357d9@gmail.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260508-mips-octeon-missing-insns-v2-v3-13-bcbec96357d9@gmail.com>","list_archive_url":null,"date":"2026-05-08T15:12:13","name":"[v3,13/32] target/mips: add Octeon ZCB instruction","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"14535b0a61f50a942e77ef1dc918bb9dff33e911","submitter":{"id":66301,"url":"http://patchwork.ozlabs.org/api/1.2/people/66301/?format=json","name":"James Hilliard","email":"james.hilliard1@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-13-bcbec96357d9@gmail.com/mbox/","series":[{"id":503407,"url":"http://patchwork.ozlabs.org/api/1.2/series/503407/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503407","date":"2026-05-08T15:12:00","name":"target/mips: add missing Octeon user-mode support","version":3,"mbox":"http://patchwork.ozlabs.org/series/503407/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2235086/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2235086/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=e684avDN;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBt2515tsz1yKd\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 09 May 2026 01:14:21 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wLMtU-0002ll-AX; Fri, 08 May 2026 11:13:38 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <james.hilliard1@gmail.com>)\n id 1wLMtD-0002gH-Fa\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:20 -0400","from mail-ot1-x32a.google.com ([2607:f8b0:4864:20::32a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <james.hilliard1@gmail.com>)\n id 1wLMtB-0001j2-4b\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:19 -0400","by mail-ot1-x32a.google.com with SMTP id\n 46e09a7af769-7dd73b7c757so1116891a34.0\n for <qemu-devel@nongnu.org>; Fri, 08 May 2026 08:13:16 -0700 (PDT)","from\n 1.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.ip6.arpa\n (71-218-113-237.hlrn.qwest.net. [71.218.113.237])\n by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-43557109b7dsm1897904fac.5.2026.05.08.08.13.10\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 08 May 2026 08:13:10 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1778253196; x=1778857996; darn=nongnu.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to; bh=hRW7lzYmIT4LWA5/NlEpDMeZYVJPDf5iQGLoHhxqnXQ=;\n b=e684avDNLyvhOXzsS+ZrI7DY0d7aOT0WYNak+RLOFkK0LY77AOH2kSHQT6dE5IoXKb\n /ABS7KOFvdHZ8zZ7HCppmL5IaWOxf3AvQNe5THEF6AnszpmqTHrupHNsEZyVVi4tAAQq\n lMYWFxCQ6jCmU+HHbHMP/quu29glun2UYXy+///ZNZB1mc+HZ9urex92LqBwJFkd+8dB\n jgUk/YEfoUEphRTSSBY3YIG0SHUQ2RQGXITP3Y5V6ZPCoDQG6f7HfkI6V45ITog2iKa/\n bAOx90uE4sCIuSYHcD3d4AHSzGod1pqtq1P8APUNF4JPXQ+0h8PZrOV69zD3kUTF+VLJ\n RoiA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778253196; x=1778857996;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=hRW7lzYmIT4LWA5/NlEpDMeZYVJPDf5iQGLoHhxqnXQ=;\n b=BpiViQ0+3TJJIq6+WJQ3an8xFNIlss42ZJdoeAl5cZXhvNELd2mXi8PevoHroofg4j\n a9itQRXLxmdB0p628Sx7MiKwYvcE2E5dB1hR9iKF7Mze1OVXvgXJ/nIzIvKt8VHwcnzX\n MymWL5yNKr2SeTrimJP5QZ4o4vZDQfOVtNT/t5bUajENWR79DSQSg1BqRlj9+tWKBeM8\n scGbJjP0qqPo58HMMhFFXg++8UN6t2uSClYDuUg30GxO78/1LnoZz8ek1i1L/9Q+hCYh\n rc8E2VNPCIxCIlZ+jutRxHEZAbZUAGNntvkp61Mm9zSn+v8l+ingifIdQgdHO9i5igAH\n Fo1w==","X-Gm-Message-State":"AOJu0Yy2kZW5OZngx9Rm0OSxaPvPd0brfenV7BdpBeygBRODLZsuNcyU\n JaxGveU87305tLHeUgqjqaa+D6f2WJmSmxx7BXeJh9crtXfnALgyIl//pVE5XA==","X-Gm-Gg":"AeBDietXMHNUoglc94r53uwmO8kTtyzEyq5TXUMgIhSsgu7ost3FhOST6BV0o5E5Ldi\n EjTil+shTVUosGnoQQIOusTuDL7pa3WHmW3BvcBdriGxeIjLR/Knt31ZZnAmwiPMZ34gqQC0J7b\n 88or3dsS+qgB2aWv5trhUAhsP69ZBKcRdNHWB+ppsxO5OwWbnboPfdUUp0QkMc0rtCu2hfJZwFo\n wpZJHDZXbLUH7dXPy56UUXjvGc+YaRp7h6GbAvS76eIlNd/fJEnf/w3tldZYERWrYrK2Z3fOXUJ\n 0X1/jXsbaQVHJOnT/SnHlCyAmpVtI9Rr14rwZ8zUkwfkFhlt1Cw8jQFhVn4NqoSHLpD9ldY6m/O\n RZwnsN/xBdcACvTpYRjiQ+1iYDyChGJDcMzYEErcyBNjuMATIVAkJlZsn7FHPQhV3f+Yu2qYCxL\n DoUq8nKGjVqVq4zHXOisTvgoQ/m3av4uFKJqqJMNfh7glBu71Zn25eXTctstF//CLVIUPquaTto\n YvjNYRmeobNsMZkEipvz8LgOHhqE87ZDCL7LP0bDrO44Y5W6zF2mgdD9+gvO9GBeurUifJnnlN1\n vp2FWSWp4s+b4NwiEWQLyJEI6I86wbyg1NffZde9W+th+PM+JDMvahaFbfKrDVq5Kd6nRnY=","X-Received":"by 2002:a05:6820:61e:b0:67b:bd89:90ed with SMTP id\n 006d021491bc7-69998d30169mr7612484eaf.41.1778253191086;\n Fri, 08 May 2026 08:13:11 -0700 (PDT)","From":"James Hilliard <james.hilliard1@gmail.com>","Date":"Fri, 08 May 2026 09:12:13 -0600","Subject":"[PATCH v3 13/32] target/mips: add Octeon ZCB instruction","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"\n <20260508-mips-octeon-missing-insns-v2-v3-13-bcbec96357d9@gmail.com>","References":"\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>","In-Reply-To":"\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>","To":"qemu-devel@nongnu.org","Cc":"Laurent Vivier <laurent@vivier.eu>, =?utf-8?q?Philippe_Mathieu-Daud?=\n\t=?utf-8?q?=C3=A9?= <philmd@linaro.org>,\n  Aurelien Jarno <aurelien@aurel32.net>,\n  Jiaxun Yang <jiaxun.yang@flygoat.com>,\n  Aleksandar Rikalo <arikalo@gmail.com>, Huacai Chen <chenhuacai@kernel.org>,\n  James Hilliard <james.hilliard1@gmail.com>, Helge Deller <deller@gmx.de>,\n  Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>,\n  Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>","X-Mailer":"b4 0.15.2","Received-SPF":"pass client-ip=2607:f8b0:4864:20::32a;\n envelope-from=james.hilliard1@gmail.com; helo=mail-ot1-x32a.google.com","X-Spam_score_int":"-17","X-Spam_score":"-1.8","X-Spam_bar":"-","X-Spam_report":"(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"ZCB zeros the 128-byte cache block containing the base address.\n\nModel the user-mode-visible effect by aligning the address down to a\n128-byte line and storing sixteen zero doublewords to guest memory.\n\nSigned-off-by: James Hilliard <james.hilliard1@gmail.com>\n---\nChanges v2 -> v3:\n  - Split ZCB out of the combined Octeon arithmetic and memory\n    instruction patch.  (requested by Richard Henderson)\n---\n target/mips/tcg/octeon.decode      |  3 +++\n target/mips/tcg/octeon_translate.c | 24 ++++++++++++++++++++++++\n 2 files changed, 27 insertions(+)","diff":"diff --git a/target/mips/tcg/octeon.decode b/target/mips/tcg/octeon.decode\nindex d77717cd50..d8a1bfce77 100644\n--- a/target/mips/tcg/octeon.decode\n+++ b/target/mips/tcg/octeon.decode\n@@ -49,6 +49,9 @@ SNEI         011100 rs:5 rt:5 imm:s10 101111 &cmpi\n SAA          011100 ..... ..... 00000 00000 011000 @saa\n SAAD         011100 ..... ..... 00000 00000 011001 @saa\n \n+&zcb         base\n+ZCB          011100 base:5 00000 00000 11100 011111 &zcb\n+\n &lx          base index rd\n @lx          ...... base:5 index:5 rd:5 ...... ..... &lx\n LWX          011111 ..... ..... ..... 00000 001010 @lx\ndiff --git a/target/mips/tcg/octeon_translate.c b/target/mips/tcg/octeon_translate.c\nindex 104822a64a..c2a3eae134 100644\n--- a/target/mips/tcg/octeon_translate.c\n+++ b/target/mips/tcg/octeon_translate.c\n@@ -187,6 +187,30 @@ static bool trans_saa(DisasContext *ctx, arg_saa *a, MemOp mop)\n     return true;\n }\n \n+static bool trans_ZCB(DisasContext *ctx, arg_zcb *a)\n+{\n+    TCGv_i64 addr = tcg_temp_new_i64();\n+    TCGv_i64 line = tcg_temp_new_i64();\n+    TCGv_i64 zero = tcg_constant_i64(0);\n+\n+    gen_base_offset_addr(ctx, addr, a->base, 0);\n+\n+    /*\n+     * QEMU models ZCB/ZCBT as zeroing the containing 128-byte cache line\n+     * in guest memory.\n+     */\n+    tcg_gen_andi_i64(line, addr, ~0x7fULL);\n+\n+    for (int i = 0; i < 16; i++) {\n+        TCGv_i64 slot = tcg_temp_new_i64();\n+\n+        tcg_gen_addi_i64(slot, line, i * 8);\n+        tcg_gen_qemu_st_i64(zero, slot, ctx->mem_idx, mo_endian(ctx) | MO_UQ);\n+    }\n+\n+    return true;\n+}\n+\n TRANS(SAA,  trans_saa, MO_UL);\n TRANS(SAAD, trans_saa, MO_UQ);\n TRANS(LBX,  trans_lx, MO_SB);\n","prefixes":["v3","13/32"]}