{"id":2232228,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2232228/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260504003421.2545713-7-mikhail.kshevetskiy@iopsys.eu/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.2/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260504003421.2545713-7-mikhail.kshevetskiy@iopsys.eu>","list_archive_url":null,"date":"2026-05-04T00:34:18","name":"[v3,6/9] pinctrl: airoha: add pin controller and gpio driver for EN7523 SoC","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"fd16b872dcaf5080e03d1fa3e13ca115f559a902","submitter":{"id":84987,"url":"http://patchwork.ozlabs.org/api/1.2/people/84987/?format=json","name":"Mikhail Kshevetskiy","email":"mikhail.kshevetskiy@iopsys.eu"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260504003421.2545713-7-mikhail.kshevetskiy@iopsys.eu/mbox/","series":[{"id":502598,"url":"http://patchwork.ozlabs.org/api/1.2/series/502598/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=502598","date":"2026-05-04T00:34:12","name":"pinctrl: add support of Airoha SoCs","version":3,"mbox":"http://patchwork.ozlabs.org/series/502598/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2232228/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2232228/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=iopsys.eu header.i=@iopsys.eu header.a=rsa-sha256\n header.s=selector1 header.b=zb9ist7g;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)","phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=iopsys.eu","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=iopsys.eu header.i=@iopsys.eu header.b=\"zb9ist7g\";\n\tdkim-atps=neutral","phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=iopsys.eu","phobos.denx.de;\n spf=pass smtp.mailfrom=mikhail.kshevetskiy@genexis.eu","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=iopsys.eu;"],"Received":["from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g82kB6HCHz1yJ0\n\tfor ; Mon, 04 May 2026 10:35:46 +1000 (AEST)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 31E678466B;\n\tMon, 4 May 2026 02:34:58 +0200 (CEST)","by phobos.denx.de (Postfix, from userid 109)\n id 1A32284674; Mon, 4 May 2026 02:34:57 +0200 (CEST)","from DUZPR83CU001.outbound.protection.outlook.com\n (mail-northeuropeazlp170120005.outbound.protection.outlook.com\n [IPv6:2a01:111:f403:c200::5])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 6947B8466B\n for ; Mon, 4 May 2026 02:34:54 +0200 (CEST)","from VI1PR08MB10029.eurprd08.prod.outlook.com\n (2603:10a6:800:1c6::15) by DU0PR08MB8662.eurprd08.prod.outlook.com\n (2603:10a6:10:402::11) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.25; Mon, 4 May\n 2026 00:34:52 +0000","from VI1PR08MB10029.eurprd08.prod.outlook.com\n ([fe80::5e67:2d67:644b:9681]) by VI1PR08MB10029.eurprd08.prod.outlook.com\n ([fe80::5e67:2d67:644b:9681%6]) with mapi id 15.20.9846.025; Mon, 4 May 2026\n 00:34:52 +0000"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,\n RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS,UPPERCASE_50_75\n autolearn=no autolearn_force=no version=3.4.2","ARC-Seal":"i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=JbZS1I9O4Ip7RfMR47J41pMHZl2rKY3GRrLmW3nVLGaI9eDrjlxzBbxvozEIW4WJhseLgF40GuOh8q6Qo+Q3zWxN3u6I4jw5JGwZ9uB+JhIDP0UDHkuIJixwy/7YFiknFp90wM7tp3NPScScuE9nJ5Is8/UcnEcfq1P2HVVWxtN1CyatfQ570tKhBsLpOr8GTbqhgt70Bt8FeUm7bXudz9UaXRKSYsHLRXAdHBx/k8acnsYDiWBYQqY9+OC2KYp3f6n3KjdRWE4DFwoN15U+rwi8+IN6iXXRXFNPN9wNR7wHj0+zusJKlkRW6a93x+1P96fJbgrs4CtMH0AM8z7pUA==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=eq/GJnXc1AjMxEzhoqnk1K3xbOpC4B48fJZBaNRBjzI=;\n b=qVG5YcCBrRRqh5js2gnV4TO1lXZeln8tmmHMgojK9eJ1s1OsRBz92YYdYfjygjkECp6HGMLs0Br7TAiknmV7RhTcpa8O5ea9v/bE/8NKIqHukJCSKmjiEIPwmJHY2IFpnmm1xZQYzFqHdXkLcKVEnA3j6SOYFQH1IFeGdQiKi0ghCCU01KbMsNcRyoySboEx9ncRQfgfvkR85fniEp9ueN1cLYW8U8yIVU/LUAUOJJbZXceQoBICGvbno6YnW7zR9dnv49PPAqnyKTfPcnxByxamy4IAx6g+QLMycha5nRCs4H+efX+uMt/+WKDx9ILpud/aMoxs8uXfirWNt65t2Q==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=genexis.eu; dmarc=pass action=none header.from=iopsys.eu;\n dkim=pass header.d=iopsys.eu; arc=none","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=iopsys.eu;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=eq/GJnXc1AjMxEzhoqnk1K3xbOpC4B48fJZBaNRBjzI=;\n b=zb9ist7glNG/mcv4h/lduS8O4yw4OHfzKj9KjlP77apc2qKse7IpvJh/hTOXX5afedR8g+KmyTsetBoAdHC0nSQG7NMP6iXvwI3F0jR2gSpEkGz0EXNx9fDLYcgNfHQ6W2uyc7AJU3TFg8xlTeounX1Iu0XkitGFW7FWsfhORgY23U26UtLflAS6/5s+wZUZwoBQnZWx/p+YQduM+8x0upEdrSw1DgIeLr9qpFdrT2F25iqn0+M+EoF8Ila1+ssskGe0iVqnVyi5oDxL1jgS3YE56blDub1DNakJNRj6RgA+sW8l8+jzIoDpcY1yykn1f0wEmjs/SEZfcjQIGUPOhg==","From":"Mikhail Kshevetskiy ","To":"Tom Rini , Christian Marangi ,\n Simon Glass ,\n Marek Vasut , Peng Fan ,\n Michael Trimarchi ,\n Anis Chali , Michal Simek ,\n Dan Carpenter ,\n Sean Anderson , Yao Zi ,\n \"Yury Norov (NVIDIA)\" ,\n Geert Uytterhoeven ,\n Alexandre Belloni ,\n Crt Mori , Richard Genoud ,\n u-boot@lists.denx.de, David Lechner ,\n Lorenzo Bianconi ,\n Markus Gothe ,\n Matheus Sampaio Queiroga ,\n Benjamin Larsson ","Cc":"Mikhail Kshevetskiy ","Subject":"[PATCH v3 6/9] pinctrl: airoha: add pin controller and gpio driver\n for EN7523 SoC","Date":"Mon, 4 May 2026 03:34:18 +0300","Message-ID":"<20260504003421.2545713-7-mikhail.kshevetskiy@iopsys.eu>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260504003421.2545713-1-mikhail.kshevetskiy@iopsys.eu>","References":"<20260504003421.2545713-1-mikhail.kshevetskiy@iopsys.eu>","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-ClientProxiedBy":"GV2PEPF00023A03.SWEP280.PROD.OUTLOOK.COM\n (2603:10a6:158:400::2aa) To VI1PR08MB10029.eurprd08.prod.outlook.com\n (2603:10a6:800:1c6::15)","MIME-Version":"1.0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"VI1PR08MB10029:EE_|DU0PR08MB8662:EE_","X-MS-Office365-Filtering-Correlation-Id":"75c0b896-5778-40e2-a4a7-08dea974f4cf","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"BCL:0;\n ARA:13230040|1800799024|366016|52116014|7416014|376014|38350700014|921020|56012099003|22082099003|18002099003;","X-Microsoft-Antispam-Message-Info":"\n 5zNPnJfhpJQ9z/NxDTn6Hsx9ZfUq7irxelvYSDnbO/bJMHCFbUYmZcs2Q+LxF2mwVoxrnRNaJSZlCa4vyODXzGHXbxJ9PPBPiQ1d64NrrCAEnCrRGKuPVYm9/nRhuUiTzMV+RI4I60Uasd/W+QNG/TloNiSaPJ7rltbeeMX1PKE1lXkMEKYIlY4EfzPIuQs3OXVd/Zqhr4dyx8y4X9nnGI6WZo/GHucogdIkOftizeuFb1hdhFQx1GlCKTE5dDS+4boK5Nmj+Div0dyPQjLgZeRgTfyE5eBx9+cBn9kcarlKwPKTKhJrqegJ/eFssTVy7pVQAQUGopc/5zW+jmjJhkVQSyMVB00SbILivzWSscR6XkFhit+/M3/juQYW/4EbsYOns/79tNJsC6ju/t40aQkxkM00jXuneg+4yVN4iaghcSAVuCQexo2Rl/uZ04l1NdFHI+iar99vm87tIPz1sf26FpSZlldi7cfGkv8uRmMOaxFMPFg/HOj33TY5FqGac3sU3E2akC8RYzTBW3tKAplO4AIuiLYq8zTrcmcVbfqF7E1bwGQAn0Q+gztKU/o3h0ApdP7si+WOuJbnTt9aAtnAUdzdJePJsTaNxBaPcBptAEkiiqY3MLi5me+CTm7Yn4B9nY9dQGpyJnLYBUbnDRIWe7JlqAoHE4943J631hAkgcxaQGIdVhcK4U8n8VGialP9ZS5E4anU8Son0gVV9+fSpEzduA528dambAFb3sX9VEleSlVMYo8Wkq5OD8u3vL850iR6nIoyDdWVvoAnnQ==","X-Forefront-Antispam-Report":"CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:VI1PR08MB10029.eurprd08.prod.outlook.com; PTR:;\n CAT:NONE;\n SFS:(13230040)(1800799024)(366016)(52116014)(7416014)(376014)(38350700014)(921020)(56012099003)(22082099003)(18002099003);\n DIR:OUT; SFP:1102;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n Pk60C6zGgcH4Ns/LOKeE2qIBUDX9L6zeQYrNXqTlnPo8X2hQx0rZinMXgvU69swc2uQC77RVFfg/H18YeOjZ9MEe0phbJONxlf/wHI5ICkcp2PcTpf/X2T0Tvo3kH2waOWE5BNdeFVwL5kycWH87hUfoILnkqIBl6djGqMikWOJydPED9ywR2qk1SfMvDiPRNVt308O191nP7VdicuWtFT5/ZYBaEA+kGjNIVjYYn3vU86JnKVD2T7KZlohRWRZb0tVOEjg/qwybaUup4rHjrkpIORynoKMP18qq/lup6WVw8osDY6zo3plQtspHe1PF1Qih7hZKlHVi106nwkGiXtDAKDIqmgxQoKmsJ9tIDjaYnXcGBLeti9rBry4mUsfq9c90Vp9LJNmkVORIIt1jIh3G6J36aE33PniFhf90jXUNSbuG3zxbPXJGaF8eAzlsTObaGjaBWDbN8lqHNl11LgodrjdZH1nMmnI+PVxOL8b/82OPhSVXZx/0SFHy6qKXQ/UXuijEn+43uUmMy8ci4ohYdHOnRX5YPBF6FQq56cA+Cw/44JSGJKBqRvQvKK3mcqqi4UI0FkCKPGCs4Js5H0sp/PL0zaX2OGg3m2exaxDP75+r9aRs32g2incbjP3q28HkOh0zds6fGcN7PzuIuMuciKQUDSp+n1V9QEK97abrQM5e8QS2XLAiS2WJSZ/KkwJ/XPZ99SetS7RlK3b3pJE+P/QUPWZNDbOstk8g9C8wteH043qtqbheW5qfvjVXZ05cBVpSU7IoNconQZAY0ABS1QypMFZ0C60nOLra8UV5gLDPvL9MIl35AB3U4f6ocdeFrQfQ5llFT7Dd8zny7JjUmpOIM9u2SBGL/bEXhIyAQiLR+W/FBiDc/RyQRNATvln8eksCr7PUwJN7DEH3Dj8vDHcdU7CM3RZ6U0kxba1yQS9eL95C3q37VPXPqvYmydVBVZc/wn1Pb2FOJ4pR5xjaeJWksoVl6BHNugsSP/YWCINponEza5dZwkJL2nTZ/kWSBR3m8OC3NnV3wuPH7ml8VWAOlAn148p6+jk07mQgADnaiAxwU6oufewA5keLakAk6E107Jibnm44nbEzozvMGCorfXFSIPjE1Rx5Vbm4hOA/10H+TzghsTzlt09QdnuITdqulbPKhBF4wtVxch7s3HcX7vMkLr++uOZRW1T29KNewHmGXCveyZj7CGDpm0DUYYfdKznmKwI+slmxL3JIrpth0jt/YAI/n19rJNUvWrrtp664n38Bkw80RgQM3FFeviDxJq6pH4qp1TJLneOVRPOHKXzwjr8DnyKbV6Y8JmwgYd9I3Uknq2PW3O46DLtMNRk+mz3vcRyR2y2WFK0ho2oI1MRlof4R4cWY1gRX5V+2U7cDnw5gl0OfjeAyq+p3vJBnBRyJql2+D4K99Iy/uyjdoJR88ue6dVns3tJBBp5Wk/jq3aZAyy/0UIe2WQxWbwvngjqf/K0zXno7P+8TyByK3TdeZkroZwzukFQN0PL0MU0G9o1ewXX8ik+v4jA7lOnIWnsN6XNdU460OiWAdCGFKpOE+YUp53Vrc5zdX1xNnl/jp2WCDBTQ8XCNczvB9Tx10vO2uv84HqHvrTm3InbzDEwX26mARNyl7cVgUQCL/J6bUcKdwU+1NRriRmKY2qUf69qUsOd0zjN0XbSh/JortmXbiETe7AXVYxhFF1DBT/ae+ATXnWqa/KvLcixPiNmM4n0RT9gYH2o6j63iHZnlblvt9BWXhSiWIaM=","X-OriginatorOrg":"iopsys.eu","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 75c0b896-5778-40e2-a4a7-08dea974f4cf","X-MS-Exchange-CrossTenant-AuthSource":"VI1PR08MB10029.eurprd08.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"04 May 2026 00:34:52.3818 (UTC)","X-MS-Exchange-CrossTenant-FromEntityHeader":"Hosted","X-MS-Exchange-CrossTenant-Id":"8d891be1-7bce-4216-9a99-bee9de02ba58","X-MS-Exchange-CrossTenant-MailboxType":"HOSTED","X-MS-Exchange-CrossTenant-UserPrincipalName":"\n CqqeFPKVTbDCiGrLxzTEjDTIxAC9ak5/prSnrlj6DqvEFiZUah8zRwlxujyJw88Y33ivU7GEslAYoiuIYCAWNZbologh+RHSPdf5qN67Wok=","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DU0PR08MB8662","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" ","X-Virus-Scanned":"clamav-milter 0.103.8 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"This patch adds U-Boot pin controller and gpio driver for Airoha EN7523 SoC.\n\nSigned-off-by: Mikhail Kshevetskiy \n---\n drivers/pinctrl/airoha/Kconfig | 5 +\n drivers/pinctrl/airoha/Makefile | 1 +\n drivers/pinctrl/airoha/pinctrl-en7523.c | 648 ++++++++++++++++++++++++\n 3 files changed, 654 insertions(+)\n create mode 100644 drivers/pinctrl/airoha/pinctrl-en7523.c","diff":"diff --git a/drivers/pinctrl/airoha/Kconfig b/drivers/pinctrl/airoha/Kconfig\nindex d9df89b20b7..cb4a7ab0b0a 100644\n--- a/drivers/pinctrl/airoha/Kconfig\n+++ b/drivers/pinctrl/airoha/Kconfig\n@@ -10,6 +10,11 @@ config PINCTRL_AIROHA\n \tselect SYSCON\n \tbool\n \n+config PINCTRL_AIROHA_EN7523\n+\tbool \"Airoha EN7523 pin controller and gpio driver\"\n+\tdepends on TARGET_EN7523\n+\tselect PINCTRL_AIROHA\n+\n config PINCTRL_AIROHA_AN7581\n \ttristate \"AN7581 pin controller and gpio driver\"\n \tdepends on TARGET_AN7581\ndiff --git a/drivers/pinctrl/airoha/Makefile b/drivers/pinctrl/airoha/Makefile\nindex c8c99dd22f8..b90bd180591 100644\n--- a/drivers/pinctrl/airoha/Makefile\n+++ b/drivers/pinctrl/airoha/Makefile\n@@ -2,5 +2,6 @@\n \n obj-$(CONFIG_PINCTRL_AIROHA)\t\t+= pinctrl-airoha.o\n \n+obj-$(CONFIG_PINCTRL_AIROHA_EN7523)\t+= pinctrl-en7523.o\n obj-$(CONFIG_PINCTRL_AIROHA_AN7581)\t+= pinctrl-an7581.o\n obj-$(CONFIG_PINCTRL_AIROHA_AN7583)\t+= pinctrl-an7583.o\ndiff --git a/drivers/pinctrl/airoha/pinctrl-en7523.c b/drivers/pinctrl/airoha/pinctrl-en7523.c\nnew file mode 100644\nindex 00000000000..a72e860f2db\n--- /dev/null\n+++ b/drivers/pinctrl/airoha/pinctrl-en7523.c\n@@ -0,0 +1,648 @@\n+// SPDX-License-Identifier: GPL-2.0-only\n+/*\n+ * Author: Lorenzo Bianconi \n+ * Author: Benjamin Larsson \n+ * Author: Markus Gothe \n+ * Author: Matheus Sampaio Queiroga \n+ */\n+#include \"airoha-common.h\"\n+\n+static const int en7523_uart2_pins[] = { 8, 9 };\n+static const int en7523_smi_mdio_pins[] = { 8, 9 };\n+static const int en7523_i2c_slave_pins[] = { 2, 3 };\n+static const int en7523_jtag_pins[] = { 22, 23, 24, 25, 26 };\n+static const int en7523_sipo_pins[] = { 1, 18, 26 };\n+static const int en7523_pcm1_pins[] = { 12, 13, 14, 15 };\n+static const int en7523_pcm2_pins[] = { 4, 5, 6, 7 };\n+static const int en7523_pcm_rst_pins[] = { 2 };\n+static const int en7523_pcm_int_pins[] = { 3 };\n+static const int en7523_slic_spi_cs1_pins[] = { 10 };\n+static const int en7523_slic_spi_cs2_pins[] = { 27 };\n+static const int en7523_slic_spi_cs3_pins[] = { 8 };\n+static const int en7523_slic_spi_cs4_pins[] = { 11 };\n+static const int en7523_pcie_reset0_pins[] = { 28 };\n+static const int en7523_pcie_reset1_pins[] = { 29 };\n+static const int en7523_gpio0_pins[] = { 0 };\n+static const int en7523_gpio1_pins[] = { 1 };\n+static const int en7523_gpio2_pins[] = { 2 };\n+static const int en7523_gpio3_pins[] = { 3 };\n+static const int en7523_gpio4_pins[] = { 4 };\n+static const int en7523_gpio5_pins[] = { 5 };\n+static const int en7523_gpio6_pins[] = { 6 };\n+static const int en7523_gpio7_pins[] = { 7 };\n+static const int en7523_gpio8_pins[] = { 8 };\n+static const int en7523_gpio9_pins[] = { 9 };\n+static const int en7523_gpio10_pins[] = { 10 };\n+static const int en7523_gpio11_pins[] = { 11 };\n+static const int en7523_gpio12_pins[] = { 12 };\n+static const int en7523_gpio13_pins[] = { 13 };\n+static const int en7523_gpio14_pins[] = { 14 };\n+static const int en7523_gpio15_pins[] = { 15 };\n+static const int en7523_gpio16_pins[] = { 16 };\n+static const int en7523_gpio17_pins[] = { 17 };\n+static const int en7523_gpio18_pins[] = { 18 };\n+static const int en7523_gpio19_pins[] = { 19 };\n+static const int en7523_gpio20_pins[] = { 20 };\n+static const int en7523_gpio21_pins[] = { 21 };\n+static const int en7523_gpio22_pins[] = { 22 };\n+static const int en7523_gpio23_pins[] = { 23 };\n+static const int en7523_gpio24_pins[] = { 24 };\n+static const int en7523_gpio25_pins[] = { 25 };\n+static const int en7523_gpio26_pins[] = { 26 };\n+static const int en7523_gpio27_pins[] = { 27 };\n+static const int en7523_gpio28_pins[] = { 28 };\n+static const int en7523_gpio29_pins[] = { 29 };\n+\n+static struct pinctrl_pin_desc en7523_pinctrl_pins[] = {\n+\tPINCTRL_PIN(0, \"gpio0\"),\n+\tPINCTRL_PIN(1, \"gpio1\"),\n+\tPINCTRL_PIN(2, \"gpio2\"),\n+\tPINCTRL_PIN(3, \"gpio3\"),\n+\tPINCTRL_PIN(4, \"gpio4\"),\n+\tPINCTRL_PIN(5, \"gpio5\"),\n+\tPINCTRL_PIN(6, \"gpio6\"),\n+\tPINCTRL_PIN(7, \"gpio7\"),\n+\tPINCTRL_PIN(8, \"gpio8\"),\n+\tPINCTRL_PIN(9, \"gpio9\"),\n+\tPINCTRL_PIN(10, \"gpio10\"),\n+\tPINCTRL_PIN(11, \"gpio11\"),\n+\tPINCTRL_PIN(12, \"zsync\"),\n+\tPINCTRL_PIN(13, \"zclk\"),\n+\tPINCTRL_PIN(14, \"zmosi\"),\n+\tPINCTRL_PIN(15, \"zmiso\"),\n+\tPINCTRL_PIN(16, \"gpio16\"),\n+\tPINCTRL_PIN(17, \"gpio17\"),\n+\tPINCTRL_PIN(18, \"gpio18\"),\n+\tPINCTRL_PIN(19, \"gpio19\"),\n+\tPINCTRL_PIN(20, \"gpio20\"),\n+\tPINCTRL_PIN(21, \"gpio21\"),\n+\tPINCTRL_PIN(22, \"gpio22\"),\n+\tPINCTRL_PIN(23, \"gpio23\"),\n+\tPINCTRL_PIN(24, \"gpio24\"),\n+\tPINCTRL_PIN(25, \"gpio25\"),\n+\tPINCTRL_PIN(26, \"gpio26\"),\n+\tPINCTRL_PIN(27, \"gpio27\"),\n+\tPINCTRL_PIN(28, \"pcie_reset0\"),\n+\tPINCTRL_PIN(29, \"pcie_reset1\"),\n+\tPINCTRL_PIN(30, \"gpio30\"),\n+\tPINCTRL_PIN(31, \"gpio31\"),\n+\tPINCTRL_PIN(32, \"gpio32\"),\n+\tPINCTRL_PIN(33, \"gpio33\"),\n+\tPINCTRL_PIN(34, \"gpio34\"),\n+\tPINCTRL_PIN(35, \"gpio35\"),\n+\tPINCTRL_PIN(36, \"gpio36\"),\n+\tPINCTRL_PIN(37, \"gpio37\"),\n+\tPINCTRL_PIN(38, \"gpio38\"),\n+\tPINCTRL_PIN(39, \"gpio39\"),\n+\tPINCTRL_PIN(40, \"gpio40\"),\n+\tPINCTRL_PIN(41, \"gpio41\"),\n+\tPINCTRL_PIN(42, \"gpio42\"),\n+\tPINCTRL_PIN(43, \"gpio43\"),\n+\tPINCTRL_PIN(44, \"gpio44\"),\n+\tPINCTRL_PIN(45, \"gpio45\"),\n+\tPINCTRL_PIN(46, \"gpio46\"),\n+\tPINCTRL_PIN(47, \"gpio47\"),\n+\tPINCTRL_PIN(48, \"gpio48\"),\n+\tPINCTRL_PIN(49, \"gpio49\"),\n+\tPINCTRL_PIN(50, \"gpio50\"),\n+\tPINCTRL_PIN(51, \"gpio51\"),\n+\tPINCTRL_PIN(52, \"gpio52\"),\n+\tPINCTRL_PIN(53, \"gpio53\"),\n+\tPINCTRL_PIN(54, \"gpio54\"),\n+\tPINCTRL_PIN(55, \"gpio55\"),\n+\tPINCTRL_PIN(56, \"gpio56\"),\n+\tPINCTRL_PIN(57, \"gpio57\"),\n+};\n+\n+static const char *const en7523_uart2_groups[] = { \"uart2\" };\n+static const char *const en7523_smi_mdio_groups[] = { \"mdio\" };\n+static const char *const en7523_i2c_slave_groups[] = { \"i2c_slave\" };\n+static const char *const en7523_jtag_groups[] = { \"jtag\" };\n+static const char *const en7523_pcie_reset_groups[] = {\n+\t\"pcie_reset0\", \"pcie_reset1\"\n+};\n+static const char *const en7523_sipo_groups[] = { \"sipo\" };\n+static const char *const en7523_pcm_groups[] = {\n+\t\"pcm1\", \"pcm2\", \"pcm_rst\", \"pcm_int\"\n+};\n+static const char *const en7523_slic_spi_groups[] = {\n+\t\"slic_spi_cs1\", \"slic_spi_cs2\", \"slic_spi_cs3\", \"slic_spi_cs4\"\n+};\n+static const char *const en7523_pwm_groups[] = {\n+\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\",\n+\t\"gpio7\", \"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n+\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\",\n+\t\"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n+\t\"gpio28\", \"gpio29\",\n+};\n+static const char *const en7523_phy1_led0_groups[] = {\n+\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\"\n+};\n+static const char *const en7523_phy2_led0_groups[] = {\n+\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\"\n+};\n+static const char *const en7523_phy3_led0_groups[] = {\n+\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\"\n+};\n+static const char *const en7523_phy4_led0_groups[] = {\n+\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\"\n+};\n+static const char *const en7523_phy1_led1_groups[] = {\n+\t\"gpio7\", \"gpio6\", \"gpio5\", \"gpio4\"\n+};\n+static const char *const en7523_phy2_led1_groups[] = {\n+\t\"gpio7\", \"gpio6\", \"gpio5\", \"gpio4\"\n+};\n+static const char *const en7523_phy3_led1_groups[] = {\n+\t\"gpio7\", \"gpio6\", \"gpio5\", \"gpio4\"\n+};\n+static const char *const en7523_phy4_led1_groups[] = {\n+\t\"gpio7\", \"gpio6\", \"gpio5\", \"gpio4\"\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_uart2_func_group[] = {\n+\t{\n+\t\t.name = \"uart2\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_PON_MODE,\n+\t\t\t GPIO_UART2_MODE_MASK, GPIO_UART2_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_smi_mdio_func_group[] = {\n+\t{\n+\t\t.name = \"mdio\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_2ND_I2C_MODE,\n+\t\t\t GPIO_MDC_IO_MASTER_MODE_MODE,\n+\t\t\t GPIO_MDC_IO_MASTER_MODE_MODE },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_i2c_slave_func_group[] = {\n+\t{\n+\t\t.name = \"i2c_slave\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_2ND_I2C_MODE,\n+\t\t\t GPIO_I2C_SLAVE_MODE_MODE,\n+\t\t\t GPIO_I2C_SLAVE_MODE_MODE },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_jtag_func_group[] = {\n+\t{\n+\t\t.name = \"jtag\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_NPU_UART_EN,\n+\t\t\t JTAG_UDI_EN_MASK, JTAG_UDI_EN_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_pcie_reset_func_group[] = {\n+\t{\n+\t\t.name = \"pcie_reset0\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_PON_MODE,\n+\t\t\t GPIO_PCIE_RESET0_MASK, GPIO_PCIE_RESET0_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+\t{\n+\t\t.name = \"pcie_reset1\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_PON_MODE,\n+\t\t\t GPIO_PCIE_RESET1_MASK, GPIO_PCIE_RESET1_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_sipo_func_group[] = {\n+\t{\n+\t\t.name = \"sipo\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_PON_MODE,\n+\t\t\t GPIO_SIPO_MODE_MASK, GPIO_SIPO_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_pcm_func_group[] = {\n+\t{\n+\t\t.name = \"pcm1\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM1_MODE_MASK, GPIO_PCM1_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+\t{\n+\t\t.name = \"pcm2\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM2_MODE_MASK, GPIO_PCM2_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+\t{\n+\t\t.name = \"pcm_rst\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM_RESET_MODE_MASK, GPIO_PCM_RESET_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+\t{\n+\t\t.name = \"pcm_int\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM_INT_MODE_MASK, GPIO_PCM_INT_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_slic_spi_func_group[] = {\n+\t{\n+\t\t.name = \"slic_spi_cs1\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM_SPI_CS1_MODE_MASK, GPIO_PCM_SPI_CS1_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+\t{\n+\t\t.name = \"slic_spi_cs2\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM_SPI_CS2_MODE_P128_MASK,\n+\t\t\t GPIO_PCM_SPI_CS2_MODE_P128_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+\t{\n+\t\t.name = \"slic_spi_cs3\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM_SPI_CS3_MODE_MASK, GPIO_PCM_SPI_CS3_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+\t{\n+\t\t.name = \"slic_spi_cs4\",\n+\t\t.regmap[0] = { AIROHA_FUNC_MUX, EN7523_REG_GPIO_SPI_CS1_MODE,\n+\t\t\t GPIO_PCM_SPI_CS4_MODE_MASK, GPIO_PCM_SPI_CS4_MODE_MASK },\n+\t\t.regmap_size = 1,\n+\t},\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_pwm_func_group[] = {\n+\tAIROHA_PINCTRL_PWM(\"gpio0\", GPIO0_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio1\", GPIO1_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio2\", GPIO2_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio3\", GPIO3_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio4\", GPIO4_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio5\", GPIO5_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio6\", GPIO6_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio7\", GPIO7_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio8\", GPIO8_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio9\", GPIO9_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio10\", GPIO10_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio11\", GPIO11_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio12\", GPIO12_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio13\", GPIO13_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio14\", GPIO14_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM(\"gpio15\", GPIO15_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio16\", GPIO16_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio17\", GPIO17_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio18\", GPIO18_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio19\", GPIO19_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio20\", GPIO20_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio21\", GPIO21_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio22\", GPIO22_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio23\", GPIO23_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio24\", GPIO24_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio25\", GPIO25_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio26\", GPIO26_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio27\", GPIO27_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio28\", GPIO28_FLASH_MODE_CFG),\n+\tAIROHA_PINCTRL_PWM_EXT(\"gpio29\", GPIO29_FLASH_MODE_CFG),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy1_led0_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio22\", GPIO_LAN0_LED0_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(0)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio23\", GPIO_LAN1_LED0_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(0)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio24\", GPIO_LAN2_LED0_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(0)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio25\", GPIO_LAN3_LED0_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(0)),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy2_led0_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio22\", GPIO_LAN0_LED0_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(1)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio23\", GPIO_LAN1_LED0_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(1)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio24\", GPIO_LAN2_LED0_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(1)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio25\", GPIO_LAN3_LED0_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(1)),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy3_led0_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio22\", GPIO_LAN0_LED0_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(2)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio23\", GPIO_LAN1_LED0_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(2)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio24\", GPIO_LAN2_LED0_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(2)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio25\", GPIO_LAN3_LED0_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(2)),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy4_led0_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio22\", GPIO_LAN0_LED0_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(3)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio23\", GPIO_LAN1_LED0_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(3)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio24\", GPIO_LAN2_LED0_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(3)),\n+\tAIROHA_PINCTRL_PHY_LED0(EN7523, \"gpio25\", GPIO_LAN3_LED0_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(3)),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy1_led1_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio7\", GPIO_LAN0_LED1_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(0)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio6\", GPIO_LAN1_LED1_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(0)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio5\", GPIO_LAN2_LED1_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(0)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio4\", GPIO_LAN3_LED1_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(0)),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy2_led1_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio7\", GPIO_LAN0_LED1_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(1)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio6\", GPIO_LAN1_LED1_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(1)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio5\", GPIO_LAN2_LED1_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(1)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio4\", GPIO_LAN3_LED1_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(1)),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy3_led1_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio7\", GPIO_LAN0_LED1_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(2)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio6\", GPIO_LAN1_LED1_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(2)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio5\", GPIO_LAN2_LED1_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(2)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio4\", GPIO_LAN3_LED1_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(2)),\n+};\n+\n+static const struct airoha_pinctrl_func_group en7523_phy4_led1_func_group[] = {\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio7\", GPIO_LAN0_LED1_MODE_MASK,\n+\t\t\t\tLAN0_LED_MAPPING_MASK, LAN0_PHY_LED_MAP(3)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio6\", GPIO_LAN1_LED1_MODE_MASK,\n+\t\t\t\tLAN1_LED_MAPPING_MASK, LAN1_PHY_LED_MAP(3)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio5\", GPIO_LAN2_LED1_MODE_MASK,\n+\t\t\t\tLAN2_LED_MAPPING_MASK, LAN2_PHY_LED_MAP(3)),\n+\tAIROHA_PINCTRL_PHY_LED1(EN7523, \"gpio4\", GPIO_LAN3_LED1_MODE_MASK,\n+\t\t\t\tLAN3_LED_MAPPING_MASK, LAN3_PHY_LED_MAP(3)),\n+};\n+\n+static const struct pingroup en7523_pinctrl_groups[] = {\n+\tPINCTRL_PIN_GROUP(\"uart2\", en7523_uart2),\n+\tPINCTRL_PIN_GROUP(\"mdio\", en7523_smi_mdio),\n+\tPINCTRL_PIN_GROUP(\"i2c_slave\", en7523_i2c_slave),\n+\tPINCTRL_PIN_GROUP(\"jtag\", en7523_jtag),\n+\tPINCTRL_PIN_GROUP(\"sipo\", en7523_sipo),\n+\tPINCTRL_PIN_GROUP(\"pcm1\", en7523_pcm1),\n+\tPINCTRL_PIN_GROUP(\"pcm2\", en7523_pcm2),\n+\tPINCTRL_PIN_GROUP(\"pcm_rst\", en7523_pcm_rst),\n+\tPINCTRL_PIN_GROUP(\"pcm_int\", en7523_pcm_int),\n+\tPINCTRL_PIN_GROUP(\"slic_spi_cs1\", en7523_slic_spi_cs1),\n+\tPINCTRL_PIN_GROUP(\"slic_spi_cs2\", en7523_slic_spi_cs2),\n+\tPINCTRL_PIN_GROUP(\"slic_spi_cs3\", en7523_slic_spi_cs3),\n+\tPINCTRL_PIN_GROUP(\"slic_spi_cs4\", en7523_slic_spi_cs4),\n+\tPINCTRL_PIN_GROUP(\"pcie_reset0\", en7523_pcie_reset0),\n+\tPINCTRL_PIN_GROUP(\"pcie_reset1\", en7523_pcie_reset1),\n+\tPINCTRL_PIN_GROUP(\"gpio0\", en7523_gpio0),\n+\tPINCTRL_PIN_GROUP(\"gpio1\", en7523_gpio1),\n+\tPINCTRL_PIN_GROUP(\"gpio2\", en7523_gpio2),\n+\tPINCTRL_PIN_GROUP(\"gpio3\", en7523_gpio3),\n+\tPINCTRL_PIN_GROUP(\"gpio4\", en7523_gpio4),\n+\tPINCTRL_PIN_GROUP(\"gpio5\", en7523_gpio5),\n+\tPINCTRL_PIN_GROUP(\"gpio6\", en7523_gpio6),\n+\tPINCTRL_PIN_GROUP(\"gpio7\", en7523_gpio7),\n+\tPINCTRL_PIN_GROUP(\"gpio8\", en7523_gpio8),\n+\tPINCTRL_PIN_GROUP(\"gpio9\", en7523_gpio9),\n+\tPINCTRL_PIN_GROUP(\"gpio10\", en7523_gpio10),\n+\tPINCTRL_PIN_GROUP(\"gpio11\", en7523_gpio11),\n+\tPINCTRL_PIN_GROUP(\"gpio12\", en7523_gpio12),\n+\tPINCTRL_PIN_GROUP(\"gpio13\", en7523_gpio13),\n+\tPINCTRL_PIN_GROUP(\"gpio14\", en7523_gpio14),\n+\tPINCTRL_PIN_GROUP(\"gpio15\", en7523_gpio15),\n+\tPINCTRL_PIN_GROUP(\"gpio16\", en7523_gpio16),\n+\tPINCTRL_PIN_GROUP(\"gpio17\", en7523_gpio17),\n+\tPINCTRL_PIN_GROUP(\"gpio18\", en7523_gpio18),\n+\tPINCTRL_PIN_GROUP(\"gpio19\", en7523_gpio19),\n+\tPINCTRL_PIN_GROUP(\"gpio20\", en7523_gpio20),\n+\tPINCTRL_PIN_GROUP(\"gpio21\", en7523_gpio21),\n+\tPINCTRL_PIN_GROUP(\"gpio22\", en7523_gpio22),\n+\tPINCTRL_PIN_GROUP(\"gpio23\", en7523_gpio23),\n+\tPINCTRL_PIN_GROUP(\"gpio24\", en7523_gpio24),\n+\tPINCTRL_PIN_GROUP(\"gpio25\", en7523_gpio25),\n+\tPINCTRL_PIN_GROUP(\"gpio26\", en7523_gpio26),\n+\tPINCTRL_PIN_GROUP(\"gpio27\", en7523_gpio27),\n+\tPINCTRL_PIN_GROUP(\"gpio28\", en7523_gpio28),\n+\tPINCTRL_PIN_GROUP(\"gpio29\", en7523_gpio29),\n+};\n+\n+static const struct airoha_pinctrl_func en7523_pinctrl_funcs[] = {\n+\tPINCTRL_FUNC_DESC(\"uart\", en7523_uart2),\n+\tPINCTRL_FUNC_DESC(\"mdio\", en7523_smi_mdio),\n+\tPINCTRL_FUNC_DESC(\"i2c\", en7523_i2c_slave),\n+\tPINCTRL_FUNC_DESC(\"jtag\", en7523_jtag),\n+\tPINCTRL_FUNC_DESC(\"pcie_reset\", en7523_pcie_reset),\n+\tPINCTRL_FUNC_DESC(\"sipo\", en7523_sipo),\n+\tPINCTRL_FUNC_DESC(\"pcm\", en7523_pcm),\n+\tPINCTRL_FUNC_DESC(\"slic_spi\", en7523_slic_spi),\n+\tPINCTRL_FUNC_DESC(\"pwm\", en7523_pwm),\n+\tPINCTRL_FUNC_DESC(\"phy1_led0\", en7523_phy1_led0),\n+\tPINCTRL_FUNC_DESC(\"phy1_led1\", en7523_phy1_led1),\n+\tPINCTRL_FUNC_DESC(\"phy2_led0\", en7523_phy2_led0),\n+\tPINCTRL_FUNC_DESC(\"phy2_led1\", en7523_phy2_led1),\n+\tPINCTRL_FUNC_DESC(\"phy3_led0\", en7523_phy3_led0),\n+\tPINCTRL_FUNC_DESC(\"phy3_led1\", en7523_phy3_led1),\n+\tPINCTRL_FUNC_DESC(\"phy4_led0\", en7523_phy4_led0),\n+\tPINCTRL_FUNC_DESC(\"phy4_led1\", en7523_phy4_led1),\n+};\n+\n+static const struct airoha_pinctrl_conf en7523_pinctrl_pullup_conf[] = {\n+\tPINCTRL_CONF_DESC(0, REG_GPIO_L_PU, BIT(0)),\n+\tPINCTRL_CONF_DESC(1, REG_GPIO_L_PU, BIT(1)),\n+\tPINCTRL_CONF_DESC(2, REG_GPIO_L_PU, BIT(2)),\n+\tPINCTRL_CONF_DESC(3, REG_GPIO_L_PU, BIT(3)),\n+\tPINCTRL_CONF_DESC(4, REG_GPIO_L_PU, BIT(4)),\n+\tPINCTRL_CONF_DESC(5, REG_GPIO_L_PU, BIT(5)),\n+\tPINCTRL_CONF_DESC(6, REG_GPIO_L_PU, BIT(6)),\n+\tPINCTRL_CONF_DESC(7, REG_GPIO_L_PU, BIT(7)),\n+\tPINCTRL_CONF_DESC(8, REG_GPIO_L_PU, BIT(8)),\n+\tPINCTRL_CONF_DESC(9, REG_GPIO_L_PU, BIT(9)),\n+\tPINCTRL_CONF_DESC(10, REG_GPIO_L_PU, BIT(10)),\n+\tPINCTRL_CONF_DESC(11, REG_GPIO_L_PU, BIT(11)),\n+\tPINCTRL_CONF_DESC(12, REG_GPIO_L_PU, BIT(12)),\n+\tPINCTRL_CONF_DESC(13, REG_GPIO_L_PU, BIT(13)),\n+\tPINCTRL_CONF_DESC(14, REG_GPIO_L_PU, BIT(14)),\n+\tPINCTRL_CONF_DESC(15, REG_GPIO_L_PU, BIT(15)),\n+\tPINCTRL_CONF_DESC(16, REG_GPIO_L_PU, BIT(16)),\n+\tPINCTRL_CONF_DESC(17, REG_GPIO_L_PU, BIT(17)),\n+\tPINCTRL_CONF_DESC(18, REG_GPIO_L_PU, BIT(18)),\n+\tPINCTRL_CONF_DESC(19, REG_GPIO_L_PU, BIT(19)),\n+\tPINCTRL_CONF_DESC(20, REG_GPIO_L_PU, BIT(20)),\n+\tPINCTRL_CONF_DESC(21, REG_GPIO_L_PU, BIT(21)),\n+\tPINCTRL_CONF_DESC(22, REG_GPIO_L_PU, BIT(22)),\n+\tPINCTRL_CONF_DESC(23, REG_GPIO_L_PU, BIT(23)),\n+\tPINCTRL_CONF_DESC(24, REG_GPIO_L_PU, BIT(24)),\n+\tPINCTRL_CONF_DESC(25, REG_GPIO_L_PU, BIT(25)),\n+\tPINCTRL_CONF_DESC(26, REG_GPIO_L_PU, BIT(26)),\n+\tPINCTRL_CONF_DESC(27, REG_GPIO_L_PU, BIT(27)),\n+\tPINCTRL_CONF_DESC(28, REG_I2C_SDA_PU, PCIE0_RESET_PU_MASK),\n+\tPINCTRL_CONF_DESC(29, REG_I2C_SDA_PU, PCIE1_RESET_PU_MASK),\n+};\n+\n+static const struct airoha_pinctrl_conf en7523_pinctrl_pulldown_conf[] = {\n+\tPINCTRL_CONF_DESC(0, REG_GPIO_L_PD, BIT(0)),\n+\tPINCTRL_CONF_DESC(1, REG_GPIO_L_PD, BIT(1)),\n+\tPINCTRL_CONF_DESC(2, REG_GPIO_L_PD, BIT(2)),\n+\tPINCTRL_CONF_DESC(3, REG_GPIO_L_PD, BIT(3)),\n+\tPINCTRL_CONF_DESC(4, REG_GPIO_L_PD, BIT(4)),\n+\tPINCTRL_CONF_DESC(5, REG_GPIO_L_PD, BIT(5)),\n+\tPINCTRL_CONF_DESC(6, REG_GPIO_L_PD, BIT(6)),\n+\tPINCTRL_CONF_DESC(7, REG_GPIO_L_PD, BIT(7)),\n+\tPINCTRL_CONF_DESC(8, REG_GPIO_L_PD, BIT(8)),\n+\tPINCTRL_CONF_DESC(9, REG_GPIO_L_PD, BIT(9)),\n+\tPINCTRL_CONF_DESC(10, REG_GPIO_L_PD, BIT(10)),\n+\tPINCTRL_CONF_DESC(11, REG_GPIO_L_PD, BIT(11)),\n+\tPINCTRL_CONF_DESC(12, REG_GPIO_L_PD, BIT(12)),\n+\tPINCTRL_CONF_DESC(13, REG_GPIO_L_PD, BIT(13)),\n+\tPINCTRL_CONF_DESC(14, REG_GPIO_L_PD, BIT(14)),\n+\tPINCTRL_CONF_DESC(15, REG_GPIO_L_PD, BIT(15)),\n+\tPINCTRL_CONF_DESC(16, REG_GPIO_L_PD, BIT(16)),\n+\tPINCTRL_CONF_DESC(17, REG_GPIO_L_PD, BIT(17)),\n+\tPINCTRL_CONF_DESC(18, REG_GPIO_L_PD, BIT(18)),\n+\tPINCTRL_CONF_DESC(19, REG_GPIO_L_PD, BIT(19)),\n+\tPINCTRL_CONF_DESC(20, REG_GPIO_L_PD, BIT(20)),\n+\tPINCTRL_CONF_DESC(21, REG_GPIO_L_PD, BIT(21)),\n+\tPINCTRL_CONF_DESC(22, REG_GPIO_L_PD, BIT(22)),\n+\tPINCTRL_CONF_DESC(23, REG_GPIO_L_PD, BIT(23)),\n+\tPINCTRL_CONF_DESC(24, REG_GPIO_L_PD, BIT(24)),\n+\tPINCTRL_CONF_DESC(25, REG_GPIO_L_PD, BIT(25)),\n+\tPINCTRL_CONF_DESC(26, REG_GPIO_L_PD, BIT(26)),\n+\tPINCTRL_CONF_DESC(27, REG_GPIO_L_PD, BIT(27)),\n+\tPINCTRL_CONF_DESC(28, REG_I2C_SDA_PD, PCIE0_RESET_PD_MASK),\n+\tPINCTRL_CONF_DESC(29, REG_I2C_SDA_PD, PCIE1_RESET_PD_MASK),\n+};\n+\n+static const struct airoha_pinctrl_conf en7523_pinctrl_drive_e2_conf[] = {\n+\tPINCTRL_CONF_DESC(0, REG_GPIO_L_E2, BIT(0)),\n+\tPINCTRL_CONF_DESC(1, REG_GPIO_L_E2, BIT(1)),\n+\tPINCTRL_CONF_DESC(2, REG_GPIO_L_E2, BIT(2)),\n+\tPINCTRL_CONF_DESC(3, REG_GPIO_L_E2, BIT(3)),\n+\tPINCTRL_CONF_DESC(4, REG_GPIO_L_E2, BIT(4)),\n+\tPINCTRL_CONF_DESC(5, REG_GPIO_L_E2, BIT(5)),\n+\tPINCTRL_CONF_DESC(6, REG_GPIO_L_E2, BIT(6)),\n+\tPINCTRL_CONF_DESC(7, REG_GPIO_L_E2, BIT(7)),\n+\tPINCTRL_CONF_DESC(8, REG_GPIO_L_E2, BIT(8)),\n+\tPINCTRL_CONF_DESC(9, REG_GPIO_L_E2, BIT(9)),\n+\tPINCTRL_CONF_DESC(10, REG_GPIO_L_E2, BIT(10)),\n+\tPINCTRL_CONF_DESC(11, REG_GPIO_L_E2, BIT(11)),\n+\tPINCTRL_CONF_DESC(12, REG_GPIO_L_E2, BIT(12)),\n+\tPINCTRL_CONF_DESC(13, REG_GPIO_L_E2, BIT(13)),\n+\tPINCTRL_CONF_DESC(14, REG_GPIO_L_E2, BIT(14)),\n+\tPINCTRL_CONF_DESC(15, REG_GPIO_L_E2, BIT(15)),\n+\tPINCTRL_CONF_DESC(16, REG_GPIO_L_E2, BIT(16)),\n+\tPINCTRL_CONF_DESC(17, REG_GPIO_L_E2, BIT(17)),\n+\tPINCTRL_CONF_DESC(18, REG_GPIO_L_E2, BIT(18)),\n+\tPINCTRL_CONF_DESC(19, REG_GPIO_L_E2, BIT(19)),\n+\tPINCTRL_CONF_DESC(20, REG_GPIO_L_E2, BIT(20)),\n+\tPINCTRL_CONF_DESC(21, REG_GPIO_L_E2, BIT(21)),\n+\tPINCTRL_CONF_DESC(22, REG_GPIO_L_E2, BIT(22)),\n+\tPINCTRL_CONF_DESC(23, REG_GPIO_L_E2, BIT(23)),\n+\tPINCTRL_CONF_DESC(24, REG_GPIO_L_E2, BIT(24)),\n+\tPINCTRL_CONF_DESC(25, REG_GPIO_L_E2, BIT(25)),\n+\tPINCTRL_CONF_DESC(26, REG_GPIO_L_E2, BIT(26)),\n+\tPINCTRL_CONF_DESC(27, REG_GPIO_L_E2, BIT(27)),\n+\tPINCTRL_CONF_DESC(28, REG_I2C_SDA_E2, PCIE0_RESET_E2_MASK),\n+\tPINCTRL_CONF_DESC(29, REG_I2C_SDA_E2, PCIE1_RESET_E2_MASK),\n+};\n+\n+static const struct airoha_pinctrl_conf en7523_pinctrl_drive_e4_conf[] = {\n+\tPINCTRL_CONF_DESC(0, REG_GPIO_L_E4, BIT(0)),\n+\tPINCTRL_CONF_DESC(1, REG_GPIO_L_E4, BIT(1)),\n+\tPINCTRL_CONF_DESC(2, REG_GPIO_L_E4, BIT(2)),\n+\tPINCTRL_CONF_DESC(3, REG_GPIO_L_E4, BIT(3)),\n+\tPINCTRL_CONF_DESC(4, REG_GPIO_L_E4, BIT(4)),\n+\tPINCTRL_CONF_DESC(5, REG_GPIO_L_E4, BIT(5)),\n+\tPINCTRL_CONF_DESC(6, REG_GPIO_L_E4, BIT(6)),\n+\tPINCTRL_CONF_DESC(7, REG_GPIO_L_E4, BIT(7)),\n+\tPINCTRL_CONF_DESC(13, REG_GPIO_L_E4, BIT(0)),\n+\tPINCTRL_CONF_DESC(14, REG_GPIO_L_E4, BIT(1)),\n+\tPINCTRL_CONF_DESC(15, REG_GPIO_L_E4, BIT(2)),\n+\tPINCTRL_CONF_DESC(16, REG_GPIO_L_E4, BIT(3)),\n+\tPINCTRL_CONF_DESC(17, REG_GPIO_L_E4, BIT(4)),\n+\tPINCTRL_CONF_DESC(18, REG_GPIO_L_E4, BIT(5)),\n+\tPINCTRL_CONF_DESC(19, REG_GPIO_L_E4, BIT(6)),\n+\tPINCTRL_CONF_DESC(20, REG_GPIO_L_E4, BIT(7)),\n+\tPINCTRL_CONF_DESC(21, REG_GPIO_L_E4, BIT(8)),\n+\tPINCTRL_CONF_DESC(22, REG_GPIO_L_E4, BIT(9)),\n+\tPINCTRL_CONF_DESC(23, REG_GPIO_L_E4, BIT(10)),\n+\tPINCTRL_CONF_DESC(24, REG_GPIO_L_E4, BIT(11)),\n+\tPINCTRL_CONF_DESC(25, REG_GPIO_L_E4, BIT(12)),\n+\tPINCTRL_CONF_DESC(26, REG_GPIO_L_E4, BIT(13)),\n+\tPINCTRL_CONF_DESC(27, REG_GPIO_L_E4, BIT(14)),\n+\tPINCTRL_CONF_DESC(28, REG_I2C_SDA_E4, PCIE0_RESET_E4_MASK),\n+\tPINCTRL_CONF_DESC(29, REG_I2C_SDA_E4, PCIE1_RESET_E4_MASK),\n+};\n+\n+static const struct airoha_pinctrl_conf en7523_pinctrl_pcie_rst_od_conf[] = {\n+\tPINCTRL_CONF_DESC(28, REG_PCIE_RESET_OD, PCIE0_RESET_OD_MASK),\n+\tPINCTRL_CONF_DESC(29, REG_PCIE_RESET_OD, PCIE1_RESET_OD_MASK),\n+};\n+\n+static const struct airoha_pinctrl_match_data en7523_pinctrl_match_data = {\n+\t.gpio_offs = 0,\n+\t.gpio_pin_cnt = 58,\n+\t.pins = en7523_pinctrl_pins,\n+\t.num_pins = ARRAY_SIZE(en7523_pinctrl_pins),\n+\t.grps = en7523_pinctrl_groups,\n+\t.num_grps = ARRAY_SIZE(en7523_pinctrl_groups),\n+\t.funcs = en7523_pinctrl_funcs,\n+\t.num_funcs = ARRAY_SIZE(en7523_pinctrl_funcs),\n+\t.confs_info = {\n+\t\t[AIROHA_PINCTRL_CONFS_PULLUP] = {\n+\t\t\t.confs = en7523_pinctrl_pullup_conf,\n+\t\t\t.num_confs = ARRAY_SIZE(en7523_pinctrl_pullup_conf),\n+\t\t},\n+\t\t[AIROHA_PINCTRL_CONFS_PULLDOWN] = {\n+\t\t\t.confs = en7523_pinctrl_pulldown_conf,\n+\t\t\t.num_confs = ARRAY_SIZE(en7523_pinctrl_pulldown_conf),\n+\t\t},\n+\t\t[AIROHA_PINCTRL_CONFS_DRIVE_E2] = {\n+\t\t\t.confs = en7523_pinctrl_drive_e2_conf,\n+\t\t\t.num_confs = ARRAY_SIZE(en7523_pinctrl_drive_e2_conf),\n+\t\t},\n+\t\t[AIROHA_PINCTRL_CONFS_DRIVE_E4] = {\n+\t\t\t.confs = en7523_pinctrl_drive_e4_conf,\n+\t\t\t.num_confs = ARRAY_SIZE(en7523_pinctrl_drive_e4_conf),\n+\t\t},\n+\t\t[AIROHA_PINCTRL_CONFS_PCIE_RST_OD] = {\n+\t\t\t.confs = en7523_pinctrl_pcie_rst_od_conf,\n+\t\t\t.num_confs = ARRAY_SIZE(en7523_pinctrl_pcie_rst_od_conf),\n+\t\t},\n+\t},\n+};\n+\n+static const struct udevice_id airoha_pinctrl_of_match[] = {\n+\t{ .compatible = \"airoha,en7523-pinctrl\",\n+\t .data = (uintptr_t)&en7523_pinctrl_match_data },\n+\t{ /* sentinel */ }\n+};\n+\n+U_BOOT_DRIVER(airoha_en7523_pinctrl) = {\n+\t.name = \"airoha-en7523-pinctrl\",\n+\t.id = UCLASS_PINCTRL,\n+\t.of_match = of_match_ptr(airoha_pinctrl_of_match),\n+\t.probe = airoha_pinctrl_probe,\n+\t.bind = airoha_pinctrl_bind,\n+\t.priv_auto = sizeof(struct airoha_pinctrl),\n+\t.ops = &airoha_pinctrl_ops,\n+};\n","prefixes":["v3","6/9"]}