{"id":2226041,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2226041/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/1776825522-6390-3-git-send-email-shawn.lin@rock-chips.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.2/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1776825522-6390-3-git-send-email-shawn.lin@rock-chips.com>","list_archive_url":null,"date":"2026-04-22T02:38:41","name":"[RESEND,v3,2/3] PCI: switchtec: Replace pci_alloc_irq_vectors() with pcim_alloc_irq_vectors()","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"79c0e66d63958fdf59b67b111934c5179894d57c","submitter":{"id":66993,"url":"http://patchwork.ozlabs.org/api/1.2/people/66993/?format=json","name":"Shawn Lin","email":"shawn.lin@rock-chips.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/1776825522-6390-3-git-send-email-shawn.lin@rock-chips.com/mbox/","series":[{"id":500916,"url":"http://patchwork.ozlabs.org/api/1.2/series/500916/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=500916","date":"2026-04-22T02:38:41","name":"Add Devres managed IRQ vectors allocation","version":3,"mbox":"http://patchwork.ozlabs.org/series/500916/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2226041/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2226041/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=rock-chips.com header.i=@rock-chips.com\n header.a=rsa-sha256 header.s=default header.b=Nb4A+84a;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52909-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com\n header.b=\"Nb4A+84a\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=101.71.155.80","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=rock-chips.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=rock-chips.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0kL44hLjz1yD5\n\tfor ; Wed, 22 Apr 2026 12:53:00 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 90EAF300A4CA\n\tfor ; Wed, 22 Apr 2026 02:44:37 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id E36C93822AA;\n\tWed, 22 Apr 2026 02:44:34 +0000 (UTC)","from mail-m15580.qiye.163.com (mail-m15580.qiye.163.com\n [101.71.155.80])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 37DA438C2C6\n\tfor ; Wed, 22 Apr 2026 02:44:25 +0000 (UTC)","from localhost.localdomain (unknown [61.154.14.86])\n\tby smtp.qiye.163.com (Hmail) with ESMTP id 3ba417aa9;\n\tWed, 22 Apr 2026 10:39:00 +0800 (GMT+08:00)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776825873; cv=none;\n b=tDZTZKsW/m2kycHs0t5WW8iYILEHdwC/NKP0jlBGdOiqvFR8CARyQhvdtgity09YTR0/got8I/TXTZZftIYQGwGflDiBr8vT8GI03RHDaE+wJzC2CZZJLubqMp5Bgx8iuuOc5zIolvRgq98pqK8RY89AFeVR1rNndLcdEXNE02c=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776825873; c=relaxed/simple;\n\tbh=6UxQKb63xa+tNFEJ/U2PDhdXIGYIRm5f3RDSvcjjP+s=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References;\n b=M3XySbuaqonpfWgc0PmjiLOnRiUBDGA4AMimjIn/U0miE4/aiS+YX+hWC67n1PfII21kUDEifmCjozDH2V58/ILuMJKqqlQwTPQsNapO1NyuRXn5Taylzuy9SC80VYh/aHmNsmj2aTVr2bQebefBai9keye/WBqgnrzpENGjyyo=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=rock-chips.com;\n spf=pass smtp.mailfrom=rock-chips.com;\n dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com\n header.b=Nb4A+84a; arc=none smtp.client-ip=101.71.155.80","From":"Shawn Lin ","To":"Bjorn Helgaas ","Cc":"Nirmal Patel ,\n\tJonathan Derrick ,\n\tKurt Schwemmer ,\n\tLogan Gunthorpe ,\n\tPhilipp Stanner ,\n\tlinux-pci@vger.kernel.org,\n\tShawn Lin ","Subject":"[RESEND PATCH v3 2/3] PCI: switchtec: Replace pci_alloc_irq_vectors()\n with pcim_alloc_irq_vectors()","Date":"Wed, 22 Apr 2026 10:38:41 +0800","Message-Id":"<1776825522-6390-3-git-send-email-shawn.lin@rock-chips.com>","X-Mailer":"git-send-email 2.7.4","In-Reply-To":"<1776825522-6390-1-git-send-email-shawn.lin@rock-chips.com>","References":"<1776825522-6390-1-git-send-email-shawn.lin@rock-chips.com>","X-HM-Tid":"0a9db30e205809cckunm3ea616f516de92","X-HM-MType":"1","X-HM-Spam-Status":"e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly\n\ttZV1koWUFITzdXWS1ZQUlXWQ8JGhUIEh9ZQVlDHx9DVh0eHxhKQkpJTBkaTVYVFAkWGhdVEwETFh\n\toSFyQUDg9ZV1kYEgtZQVlNSlVKTk9VSk9VQ01ZV1kWGg8SFR0UWUFZT0tIVUpLSU9PT0hVSktLVU\n\tpCS0tZBg++","DKIM-Signature":"a=rsa-sha256;\n\tb=Nb4A+84aVMf0wgHA+koYhh4gp6c8gxrGMkOCPx7Mr2CgNE3LwOi5tfuVxN44ILrNublqGob8AqbrPa3MKf087iia8wxGLHqQSgVBvSgTh+959ztv9PfwpOkll7/tGHhJTNBCKThYCTkcn7UUgYHxWFlradDvLanMsHchMmSTHl8=;\n c=relaxed/relaxed; s=default; d=rock-chips.com; v=1;\n\tbh=O1SBrbHx2w7G6fEZw1xVAbYuyWLP0AGnjiAaELjLf8A=;\n\th=date:mime-version:subject:message-id:from;","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":""},"content":"Replace pci_alloc_irq_vectors() with pcim_alloc_irq_vectors() to\nexplicitly request devres-managed interrupt vectors. This makes the\ndriver's intention clear and avoids the ambiguous implicit management\npreviously provided by pcim_enable_device().\n\nThe change prepares the driver for the eventual removal of the hybrid\nIRQ management pattern from pcim_enable_device(), ensuring consistent\nresource management through devres.\n\nSigned-off-by: Shawn Lin \nReviewed-by: Logan Gunthorpe \n---\n\nChanges in v3: None\nChanges in v2: None\n\n drivers/pci/switch/switchtec.c | 6 +++---\n 1 file changed, 3 insertions(+), 3 deletions(-)","diff":"diff --git a/drivers/pci/switch/switchtec.c b/drivers/pci/switch/switchtec.c\nindex 93ebec9..ed42661 100644\n--- a/drivers/pci/switch/switchtec.c\n+++ b/drivers/pci/switch/switchtec.c\n@@ -1493,9 +1493,9 @@ static int switchtec_init_isr(struct switchtec_dev *stdev)\n \tif (nirqs < 4)\n \t\tnirqs = 4;\n \n-\tnvecs = pci_alloc_irq_vectors(stdev->pdev, 1, nirqs,\n-\t\t\t\t PCI_IRQ_MSIX | PCI_IRQ_MSI |\n-\t\t\t\t PCI_IRQ_VIRTUAL);\n+\tnvecs = pcim_alloc_irq_vectors(stdev->pdev, 1, nirqs,\n+\t\t\t\t PCI_IRQ_MSIX | PCI_IRQ_MSI |\n+\t\t\t\t PCI_IRQ_VIRTUAL);\n \tif (nvecs < 0)\n \t\treturn nvecs;\n \n","prefixes":["RESEND","v3","2/3"]}