{"id":2225473,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225473/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-8-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-8-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:16","name":"[07/37] target/arm: Update HCRX bits for Arm ARM M.a.a","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"4af8cd7807077deb03fe66875bb433cb6384279f","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-8-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225473/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225473/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=FgmYs3HE;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09dk5hZ2z1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:19:38 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3S0-0008Kd-NX; Tue, 21 Apr 2026 01:15:08 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3RB-0007xV-0U\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:23 -0400","from mail-pl1-x62a.google.com ([2607:f8b0:4864:20::62a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3R4-0006MA-7N\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:14 -0400","by mail-pl1-x62a.google.com with SMTP id\n d9443c01a7336-2b4583f0a1aso23519805ad.3\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:14:09 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.06\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:08 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748449; x=1777353249; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=VfNScWpB7q780oJkpTFR+sWvykva2u51oGRZh7kaCOI=;\n b=FgmYs3HEW5cP3ayJXgJx5SzQOk4qYhWFagEab2sLGBrtOSqlLunL75WnjVRYbGB9Xh\n tWYYP/6USXaEjKCh9W5gy3QvgP5BCJNRwoNZDzPDima1giXfzQl7b4pn9RCNZ2orVZeP\n Ye8IEpC7wrGAKeGYDA0GNLqotVGMNzxUrQGXrrlLhF+gJebZUZsAKdEqcHEml7+Eloup\n 97tolVXmFxDVlKGqXQdNEbHKLKPasb+IAv0QZd5ogUuhTqKJdvd6WIl3hBTLODh9/CJA\n uu4OkEit+Sba66wHHu3Xxk06gKOeogcTw5JqUDIYkHscyPIBeQHYwNSBZqv1U+Qeijpl\n hBow==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748449; x=1777353249;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=VfNScWpB7q780oJkpTFR+sWvykva2u51oGRZh7kaCOI=;\n b=Zn1xl+zfGdWKvPNtVmbqr/V5hlhQEvZaXTjniOPIkPp+iBcHkDBnsVrtXGHO6Utvf7\n hjFmW4gFfpYfxNNGimyQM7fNM7VxOJJEytsxekPy8A5f+FLPgpFtRXkxZHcVuL8WFXXj\n zTO7xUm47Yk/hNlAj9LfkVPCjravqg632IYIzY7i8bhm4zbG/1BdKFxQhJvG1Lb3nZXN\n jYP/KzzfywC6OQVuX6OJn+idSjxw7Wg64CRfmxe3EVW5FNgdC5QT7AkzAOWyFUJ2tLa5\n j5l43MGctoG3ng8noab6dTxGse8eNrNYNyHlN9wvbvCy7PyqVW+H5ZZx/JTg3dgJMoqy\n 5FfQ==","X-Gm-Message-State":"AOJu0YzjE+G298Dwe3GBNOK+ubNWSmrE6Yufjwg1m8ev/GF2D1YZt3HC\n VG7aJwTVyW8gMaZCzSqMjD6VcpSpYsgmvpDJK46NvEbOUJJ0xKqAKrLBB/CzWNxbDPDXekMnRJM\n ef8GcRt4=","X-Gm-Gg":"AeBDieuwLBNoVAfMJw4T9kJQOGbrGu7EL4xUwC0LEdTUqvreEzookXF1Dfrl3UyF9RD\n Tv7oRhyWF0MPknOIVrv4+N5IEg7852OwLqaWjhV4PfBXdudr664JfC9t6F7p/b4JeASfAe7rrIK\n y7BpfOqYdh8jmDd96WgBB+UwqfxMCeaeQcGvo3XpcJVczMEKOw3gFL6UMTYN3LYQbXZqdzuG/PZ\n Q/xQozi3SpC3vTSRjpCky/OzkqiaY0OAIN1dcFypdV2KzqN2INX/HyugE0XNPyITHn2qvcIyfmV\n JflkyRzTO1HUFBZko1VulUHnHZgPOloVqsKJUeUjua7c2ajvJzTVYZEG5VKeVFf0ufz55bicMml\n BdFatie0Xt+Zh+3yJkQ+0VxsirCrOo5HnMh2fpU4PCBrNj4iUT63fIpJgmmc7BE80DUJX+/CO3l\n 0hSMhJuI7uGTXgXGcDMrKYb/LMBL3j11S998HuNTZ5","X-Received":"by 2002:a17:903:b8f:b0:2b0:7225:d2c0 with SMTP id\n d9443c01a7336-2b5f9fb9d4cmr164504445ad.30.1776748448752;\n Mon, 20 Apr 2026 22:14:08 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 07/37] target/arm: Update HCRX bits for Arm ARM M.a.a","Date":"Tue, 21 Apr 2026 15:13:16 +1000","Message-ID":"<20260421051346.41106-8-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62a;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62a.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/internals.h | 4 +++-\n 1 file changed, 3 insertions(+), 1 deletion(-)","diff":"diff --git a/target/arm/internals.h b/target/arm/internals.h\nindex 85980f0e69..b0f6bfa62c 100644\n--- a/target/arm/internals.h\n+++ b/target/arm/internals.h\n@@ -252,7 +252,9 @@ FIELD(VSTCR, SA, 30, 1)\n #define HCRX_TCR2EN   (1ULL << 14)\n #define HCRX_SCTLR2EN (1ULL << 15)\n #define HCRX_GCSEN    (1ULL << 22)\n-\n+#define HCRX_ENFPM    (1ULL << 23)\n+#define HCRX_PACMEN   (1ULL << 24)\n+#define HCRX_SRMASKEN (1ULL << 26)\n #define HPFAR_NS      (1ULL << 63)\n \n #define HSTR_TTEE (1 << 16)\n","prefixes":["07/37"]}