{"id":2225463,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225463/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-30-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-30-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:38","name":"[29/37] target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"885d6bd32128929338a404ed2ae6d0b3adfbf1a4","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-30-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225463/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225463/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=WUiXqLJo;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09d23Mdvz1yCv\n\tfor ; Tue, 21 Apr 2026 15:19:02 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wF3Sg-0000Yu-3S; Tue, 21 Apr 2026 01:15:50 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Rw-0008Hm-OJ\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:04 -0400","from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Ru-0006gP-IK\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:04 -0400","by mail-pl1-x631.google.com with SMTP id\n d9443c01a7336-2adff872068so17895925ad.1\n for ; Mon, 20 Apr 2026 22:15:02 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.59\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:15:00 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748501; x=1777353301; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=UMcr01u60LrCES988dBDvl79mkeVcUNH9ZYKZAUuh5E=;\n b=WUiXqLJorFqDg+oR9aUZPOfyl6+BfI8dJ7lj+XkxzLUtQiBWyjSmOqhqRb0E5oZJQB\n gBbuF2AkOPXJdy9wu9uXptogqCEYWp9YPgf7pJDrbjhtI8xnClLPxhbyMQ0WazHEuNTh\n 8c7hdmE+bm9T46LghN3g82myImXBvLo4NcUWMESLzpDSw2xf0y+W4NNN4Dam6z+3qw8G\n HIFH9WS4/cmTky0VZWzcDbQU+uoUa45n+C2g7ilf2RqmQFwSI0hTlNLHwKG/xkj6W+53\n Jj+Cxvbb8MQ7w1QvPzklXrr3zyIRpCMPmH257tHcTE/tFSoLrcUn/nVL0hl4OwuU85PQ\n hGKg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748501; x=1777353301;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=UMcr01u60LrCES988dBDvl79mkeVcUNH9ZYKZAUuh5E=;\n b=KWmbErCVr6fqe1m8tUhwW3uhsG6VTub+0QQ2gOLztV9FAWLeMCu0vG9rTq/vZUeHSk\n dIacg6+QNWBnOHk2vL5xKFjINqCHoYD8UI5l31HPSRUz4Hw4zx/CkqfGcn0+ak59M6r6\n 2FZdoDxt7zOcnc8zflyBF5UhCxvKws5R0/O0rJqcpQXKn45rQTNupwVtTFuzfPZg6PRP\n WXlxvNfIb4XhKcCarR1UjZwy08e8WlpPeCsSCoS1W2vV8+dpOC7UtJeLklNRGDJm3CTy\n fCmcG5ehKeNxzjaP2jTsQ09XrJgP0dXbOj8mxFK8RU0npZA8CvaK+Til5IW6z6jg0wnU\n JrLw==","X-Gm-Message-State":"AOJu0Yye8RL7qh4y+ZNz3+9I6AwyG3umnEdrFDaBcbBuRg2r2vcnZdHo\n L1ng/02i9x+aGKQGa/Adn1kQRgOIZ6MHVZLKAvvI4J82Xp61HdxKWS4B64G6LMFJQLa3gge3t1Q\n HELQxXfY=","X-Gm-Gg":"AeBDietyZPO61oo0C7FSxTYZXMH80EvT25WQ6B0+sPC7PABcNWB9fFU2UVl8s9vdRcK\n JocYSd9mHNosmJyIb2bdCfehw2pgvpEYLJBVraQ6BY1OIrzHyqVSe5p7QJ1XLC9URB9tXTsTI7i\n G0rUXTpCVIzznCbrsDAkPQr8mrXcuwS7IcJ0vFHR1tSSiLNmfMvXLRjOmEeexdSFNF7l2BI2Qyq\n 2BxSpxSNm/DPEzlQdghaunG28q551l/cdNgy7JyuWG+1Cie6ArJVn6j3GqeOPJLMsQ9AFzECC7I\n hdy5r952tsKaXomXlgKouO5a6Q+OKwHKmBUx53vatcAN/lfz9XUjZLAhDdiW8fgSncACNCHAIpi\n IXg5tMM/suNg1lc6BOQx4pamnI8aGZGBsfVSASsOVi+TWB1XEsRyS+IaR3rtIRR/LIrFLKx18Ek\n CgzXCKl5b2/1rdMzJU92BbHtARwp92G2xKm3r3O6SS","X-Received":"by 2002:a17:902:e746:b0:2ae:504c:ae8a with SMTP id\n d9443c01a7336-2b5f9f08601mr209357905ad.16.1776748500949;\n Mon, 20 Apr 2026 22:15:00 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 29/37] target/arm: Implement F1CVT, F1CVTL, F2CVT,\n F2CVTL for SME","Date":"Tue, 21 Apr 2026 15:13:38 +1000","Message-ID":"<20260421051346.41106-30-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::631;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x631.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/tcg/helper-fp8-defs.h | 2 +\n target/arm/tcg/fp8_helper.c | 79 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-sme.c | 5 ++\n target/arm/tcg/sme.decode | 5 ++\n 4 files changed, 91 insertions(+)","diff":"diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 3021dafd44..b5dc2b7064 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -10,3 +10,5 @@ DEF_HELPER_FLAGS_4(sme2_bfcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n \n DEF_HELPER_FLAGS_4(advsimd_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sme2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sme2_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex 32c7a82647..2b1955508d 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -264,6 +264,50 @@ void HELPER(sme2_bfcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n fp8_finish(env, &ctx);\n }\n \n+void HELPER(sme2_fcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn;\n+ uint16_t *d0 = vd;\n+ uint16_t *d1 = vd + sizeof(ARMVectorReg);\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 2;\n+ ARMVectorReg scratch;\n+\n+ if (vectors_overlap(vd, 2, vn, 1)) {\n+ n = memcpy(&scratch, vn, oprsz);\n+ }\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e = n[H1(i)];\n+ d0[H2(i)] = float8_e5m2_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e = n[H1(i) + nelem];\n+ d1[H2(i)] = float8_e5m2_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e = n[H1(i)];\n+ d0[H2(i)] = float8_e4m3_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e = n[H1(i) + nelem];\n+ d1[H2(i)] = float8_e4m3_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d0, nelem, &ctx.stat);\n+ memcpy(d1, d0, oprsz);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\n+\n void HELPER(sme2_bfcvtl_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\n@@ -298,3 +342,38 @@ void HELPER(sme2_bfcvtl_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n \n fp8_finish(env, &ctx);\n }\n+\n+void HELPER(sme2_fcvtl_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn;\n+ uint16_t *d0 = vd;\n+ uint16_t *d1 = vd + sizeof(ARMVectorReg);\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 2;\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e0 = n[H1(2 * i + 0)];\n+ float8_e5m2 e1 = n[H1(2 * i + 1)];\n+ d0[H2(i)] = float8_e5m2_to_float16(e0, ctx.scale, &ctx.stat);\n+ d1[H2(i)] = float8_e5m2_to_float16(e1, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e0 = n[H1(2 * i + 0)];\n+ float8_e4m3 e1 = n[H1(2 * i + 1)];\n+ d0[H2(i)] = float8_e4m3_to_float16(e0, ctx.scale, &ctx.stat);\n+ d1[H2(i)] = float8_e4m3_to_float16(e1, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d0, nelem, &ctx.stat);\n+ memcpy(d1, d0, oprsz);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\ndiff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c\nindex 3e1da83535..29d116a57a 100644\n--- a/target/arm/tcg/translate-sme.c\n+++ b/target/arm/tcg/translate-sme.c\n@@ -1545,6 +1545,11 @@ static bool do_f8cvt(DisasContext *s, arg_zz_n *a,\n return true;\n }\n \n+TRANS_FEAT(F1CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvt_hb, 0)\n+TRANS_FEAT(F2CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvt_hb, 1)\n+TRANS_FEAT(F1CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvtl_hb, 0)\n+TRANS_FEAT(F2CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvtl_hb, 1)\n+\n TRANS_FEAT(BF1CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvt_hb, 0)\n TRANS_FEAT(BF2CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvt_hb, 1)\n TRANS_FEAT(BF1CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvtl_hb, 0)\ndiff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode\nindex df9586c1a5..d6192eb59d 100644\n--- a/target/arm/tcg/sme.decode\n+++ b/target/arm/tcg/sme.decode\n@@ -853,6 +853,11 @@ UUNPK_4bh 11000001 011 10101 111000 ....0 ...01 @zz_4x2_n1\n UUNPK_4hs 11000001 101 10101 111000 ....0 ...01 @zz_4x2_n1\n UUNPK_4sd 11000001 111 10101 111000 ....0 ...01 @zz_4x2_n1\n \n+F1CVT 11000001 001 00110 111000 ..... ....0 @zz_2x1\n+F2CVT 11000001 101 00110 111000 ..... ....0 @zz_2x1\n+F1CVTL 11000001 001 00110 111000 ..... ....1 @zz_2x1\n+F2CVTL 11000001 101 00110 111000 ..... ....1 @zz_2x1\n+\n BF1CVT 11000001 011 00110 111000 ..... ....0 @zz_2x1\n BF2CVT 11000001 111 00110 111000 ..... ....0 @zz_2x1\n BF1CVTL 11000001 011 00110 111000 ..... ....1 @zz_2x1\n","prefixes":["29/37"]}