{"id":2225452,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225452/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-32-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-32-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:40","name":"[31/37] target/arm: Implement FCVTN (16- to 8-bit fp) for AdvSIMD","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"ee13d532ebb2e790ca47b31a56f0a6d287d2808e","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-32-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225452/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225452/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=SqabG5VZ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09bc3jg8z1yCv\n\tfor ; Tue, 21 Apr 2026 15:17:48 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wF3Sd-0000Xm-HS; Tue, 21 Apr 2026 01:15:47 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wF3S2-0008Lm-Kw\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:10 -0400","from mail-pl1-x632.google.com ([2607:f8b0:4864:20::632])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wF3S0-0006u1-A1\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:10 -0400","by mail-pl1-x632.google.com with SMTP id\n d9443c01a7336-2b2d3a9e149so22216925ad.1\n for ; Mon, 20 Apr 2026 22:15:07 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.15.03\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:15:05 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748507; x=1777353307; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=GJ1VXgG74f8s4Xmso5BQZxSExdCoj+QRYM7tqnseBPw=;\n b=SqabG5VZSFznNG8AD8KB5xF7Wzg9n4txflCIJPW3fFNJjG+mYWcRrwJyFjkF8r/2Xo\n KjGmMCvWfVHLxiKTVYmiWjYoJ5OpBYZGrghGtSRXK1FxeUYiSVDC8nl2pTJRDi7fjD0p\n SrOXRRRL5oQRAe89jamar3F+wP4s0jb+LTzHRmhd3tCIKKvUDQNqY+43IMbU8QGVRI2T\n FnuxX1DzVIgAeQkXl4c06N2icQmyXK+y3WbZo6JaQgqaK845wI/0SH8nCb3TM2cHcDux\n wg9/Sg/neus6YO9TYsRldhsGzWGQP2eoK01iIR48gh6fkF5WMKBPS6fy9IhnpBpSHRnA\n 2jPw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748507; x=1777353307;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=GJ1VXgG74f8s4Xmso5BQZxSExdCoj+QRYM7tqnseBPw=;\n b=jkq310lqDBd694kgktVBlVEwjRjSXWIFVZ8jsmHLrVH/b5CZMalgHPECF0yX7vbC9H\n /RzSAZrkvVosQlf921gd0qW95CUTizOQk/k/1gaBKDgFilP4JREgRdPTIFPVSDB6xYva\n ZgCFMSgV8LowroNHY1ne2EDDe+mVBJOWGt98MB6smOz4zsAvG4wvEslatC4nP/2pkG7M\n nPzJBSSvPrZv598HnDzXJO2mQvsrEQm3cQGnJUpEiHezFtd47+YFHBBNFpgQvFGYuaDM\n FoctloAhb0Xryu4+OhD+gaXoyzX0sU79wlhc4ZKSjZlsHjWebZ25D5OgilESH/5qqhaY\n 4Zbg==","X-Gm-Message-State":"AOJu0YzeSGdGM3Hv78NN4W6Kv0NPjf04YmHT0XT4Y0TYygk4GutlKHr9\n V62keDOOuX//0IeMls5HFXdseexqR1TeKpxDwIZJLdIH8jUnlsqDlqhPsyxgqND93rW+jsZtt6Z\n z+nVkJ68=","X-Gm-Gg":"AeBDieuH53D+Y6PwMSLVO3dGJdqMe0Rk+u0ZrJzG+wEfocw+eoLw677Hsfu1t+yI5Fh\n m74QNPgvYplY8TmQM/NMEuKB6cMNd+uR1Nmb2yEc2/ASUq8NIY958r9QX4JC6qgSMKobag6RWDO\n uOn+wynJxbUKPP8W9h4Ccy0IxTM3KlwyWzTPnY9QGcB87jcxdp1kvivjAC1GvpjM721d6uiFxgM\n 7nytYTAZJrKk61rWfjKQq+53tkFDKT23AnfUWJXLjX3HrlYoynJcPhtrAvw55NjUgFBowyNQwLk\n ux0jthS1YpxoSnCaPl55mDTkdupsP2drr6PwP+NF1E+fNXqUHiuh5TfHayxWNGtFu18QzRB90hV\n z31ZvnNoV9AWGWFFjDjgTeG3gtlhd7eihEqo/4dLn8VGKkhoLFRYs6bKZ1HH5J6qoRVdZDGzNQu\n YXeYgMLv9fFWIslxVgcxiWVrGQw6t2lU66rQD5mNaJ","X-Received":"by 2002:a17:902:f541:b0:2b0:4f7a:1958 with SMTP id\n d9443c01a7336-2b5f9efa280mr147131115ad.29.1776748505629;\n Mon, 20 Apr 2026 22:15:05 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 31/37] target/arm: Implement FCVTN (16- to 8-bit fp) for\n AdvSIMD","Date":"Tue, 21 Apr 2026 15:13:40 +1000","Message-ID":"<20260421051346.41106-32-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::632;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x632.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/tcg/helper-fp8-defs.h | 2 ++\n target/arm/tcg/fp8_helper.c | 48 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-a64.c | 15 ++++++++++\n target/arm/tcg/a64.decode | 2 ++\n 4 files changed, 67 insertions(+)","diff":"diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex bbc8d69e28..6530d1a6da 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -14,3 +14,5 @@ DEF_HELPER_FLAGS_4(sme2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n \n DEF_HELPER_FLAGS_4(sve2_bfcvtn_bh, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+\n+DEF_HELPER_FLAGS_5(gvec_fcvt_bh, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex ad5a2dc64d..6241297269 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -432,3 +432,51 @@ void HELPER(sve2_bfcvtn_bh)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n \n fp8_finish(env, &ctx);\n }\n+\n+void HELPER(gvec_fcvt_bh)(void *vd, void *vn, void *vm,\n+ CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_dst_start(env, desc);\n+ uint16_t *n = vn;\n+ uint16_t *m = vm;\n+ uint8_t *d = vd;\n+ bool osc = FIELD_EX64(env->vfp.fpmr, FPMR, OSC);\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 2;\n+ ARMVectorReg scratch;\n+\n+ if (vd == vm) {\n+ m = memcpy(&scratch, vm, oprsz);\n+ }\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float16 e = n[H2(i)];\n+ d[H1(i)] = float16_to_float8_e5m2(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float16 e = m[H2(i)];\n+ d[H1(i) + nelem] =\n+ float16_to_float8_e5m2(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float16 e = n[H2(i)];\n+ d[H1(i)] = float16_to_float8_e4m3(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float16 e = m[H2(i)];\n+ d[H1(i) + nelem] =\n+ float16_to_float8_e4m3(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float8_invalid_output(d, oprsz, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+ clear_tail(vd, oprsz, simd_maxsz(desc));\n+}\ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex b3fbc5f193..93c883de88 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -6521,6 +6521,21 @@ static gen_helper_gvec_3_ptr * const f_vector_fscale[3] = {\n };\n TRANS_FEAT(FSCALE, aa64_f8cvt, do_fp3_vector, a, 0, f_vector_fscale)\n \n+static bool trans_FCVTN_bh(DisasContext *s, arg_qrrr_e *a)\n+{\n+ if (!dc_isar_feature(aa64_f8cvt, s)) {\n+ return false;\n+ }\n+ if (fpmr_access_check(s) && fp_access_check(s)) {\n+ tcg_gen_gvec_3_ptr(vec_full_reg_offset(s, a->rd),\n+ vec_full_reg_offset(s, a->rn),\n+ vec_full_reg_offset(s, a->rm),\n+ tcg_env, a->q ? 16 : 8, vec_full_reg_size(s),\n+ FPST_A64 << 2, gen_helper_gvec_fcvt_bh);\n+ }\n+ return true;\n+}\n+\n static bool do_fmlal(DisasContext *s, arg_qrrr_e *a, bool is_s, bool is_2)\n {\n if (fp_access_check(s)) {\ndiff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode\nindex 26d31d0a33..71456d44e1 100644\n--- a/target/arm/tcg/a64.decode\n+++ b/target/arm/tcg/a64.decode\n@@ -1201,6 +1201,8 @@ FAMIN 0.10 1110 1.1 ..... 11011 1 ..... ..... @qrrr_sd\n FSCALE 0.10 1110 110 ..... 00111 1 ..... ..... @qrrr_h\n FSCALE 0.10 1110 1.1 ..... 11111 1 ..... ..... @qrrr_sd\n \n+FCVTN_bh 0.00 1110 010 ..... 11110 1 ..... ..... @qrrr_h\n+\n ### Advanced SIMD scalar x indexed element\n \n FMUL_si 0101 1111 00 .. .... 1001 . 0 ..... ..... @rrx_h\n","prefixes":["31/37"]}