{"id":2225450,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225450/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-29-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-29-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:37","name":"[28/37] target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"811abcaf278b1a029f992fcc464f0ccf9c00135b","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-29-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225450/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225450/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=zZEGeIPg;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09ZZ3Fzhz1yCv\n\tfor ; Tue, 21 Apr 2026 15:16:54 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wF3Rz-0008JZ-IL; Tue, 21 Apr 2026 01:15:07 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Ru-0008F9-J2\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:02 -0400","from mail-pl1-x632.google.com ([2607:f8b0:4864:20::632])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Rs-0006fp-MR\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:02 -0400","by mail-pl1-x632.google.com with SMTP id\n d9443c01a7336-2b23fcf90b2so37328105ad.3\n for ; Mon, 20 Apr 2026 22:14:59 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.56\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:58 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748499; x=1777353299; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=j4lvls8REn2eXN6U4nRWxnCtYhx8hX39DXmOAnRWBww=;\n b=zZEGeIPg5sV2RSgCMSRxOdTSkigTZsWmQVsm5ZK65YulQ/qeApfVIpZWMbgWcvMphY\n Nf8SGB+y/t/Z5L3ZQffgFvkNq2hugG1QZiCJnS9HBT6ZirJWG6eZfgm5FL84ZarEN+wn\n mrVDtwfllbfDBiFHchlneA6l7PMXqQ601yycCivTEKEfNPcybKIBTm/UEFHslvZ/J2nG\n lDZABgHixssZ5Uk6ODYS8zS3MjwZpyK82CNMIk6/51cDgaQzTZpFaS5NlgqhRmMPa48Y\n Ya+aldMYitxO7xe23aaY5ybedYX+DcVOmAaOkiRydN+dl3SW5iN171yoegyMdUBsNBgq\n z9bw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748499; x=1777353299;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=j4lvls8REn2eXN6U4nRWxnCtYhx8hX39DXmOAnRWBww=;\n b=NPyf06odDjP9BaAE6q0YyQQ2DXd/vnZoUyALZ3g57LXunwuMXNas06eklad0s8cCSb\n MbQC+xyxoiIEkeY7jV9ws1mhGj5siCzCseVxs/bzFwbq9YiUBQnpvhVGTUcJvFE6vt3C\n sAoLwwhhSHbiuZ/u9KeY4FcuvKx+Tj4G+cbOhEIDBFQQd8lTgPAOF20p6EEY+NtjIAPr\n SqCRDisDYkpitFEbSN2PEZbqPE68n1Bpinj6qzDu8GV2B+EShBfqumjvgmY5jwfQj95Z\n cqm7FZuxBMNV23hdUTLtj73VL+VFKjXPOc6qpS1ZyQtvdhop0M8DiKR+zdPeiQJUXFkf\n cZDQ==","X-Gm-Message-State":"AOJu0YzZR5bGeAm8GgPa81DXaHRx1djmq5XeZaOmr+owK7OKGiRBoioR\n GbhICOmKtxUOl5+0px10UTbFFJMIToOV4+WbS2buWzqjkD6ol1muAhby9py/tjr/+JXv2OgiIdA\n Ag+zZ5cc=","X-Gm-Gg":"AeBDieuyRJYMXjcOjnYzFLj6PHVRSEhp/637NulPNkRRfjJPu2E4v1ypolI22Rhgn0j\n XOhT3ie8p6prmaVGPsXS/dHwKu7joicqeTN2tkfI3NOUl90e1NjUya19mp/BBsHFXbqYM6Mka6e\n fkY1S0joRAYjh+xcXkdsthgDZz9u4UJKBrQSPEqY9gF60uZjTTDag8NO0T61fR/IBTpQbFMTo9U\n +HwJfqr72+o1wid5Nv8AujBV0Y2hrBrf1PJC7oniFKuqQDayXPoh/7FX99ChcRug2sRAFAHteA1\n fVowbQJqQOJ8ITKRTvv9piHox+ok4+03cwmWbXyaKzUoWNRQCYbqnqLp8V7ptvK/zo5C6kA3Amw\n g5VcqPivyU8HgUgxf1dAyjYqcMMh4TT3z++vPD1MBb0mH++7ekXLBWTwfsVCdJVMRBtLsB4qnoP\n giFgXExNyXwchMJNdnrZ5tgRTlqcQw/wdMFPGjW9sK","X-Received":"by 2002:a17:903:2acb:b0:2b4:6398:6aa2 with SMTP id\n d9443c01a7336-2b5f9f3a802mr183703095ad.27.1776748498504;\n Mon, 20 Apr 2026 22:14:58 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 28/37] target/arm: Implement F1CVT, F1CVTLT, F2CVT,\n F2CVTLT for SVE","Date":"Tue, 21 Apr 2026 15:13:37 +1000","Message-ID":"<20260421051346.41106-29-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::632;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x632.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/tcg/helper-fp8-defs.h | 1 +\n target/arm/tcg/fp8_helper.c | 28 ++++++++++++++++++++++++++++\n target/arm/tcg/translate-sve.c | 9 +++++++++\n target/arm/tcg/sve.decode | 5 +++++\n 4 files changed, 43 insertions(+)","diff":"diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 718463422b..3021dafd44 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -9,3 +9,4 @@ DEF_HELPER_FLAGS_4(sme2_bfcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_bfcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n \n DEF_HELPER_FLAGS_4(advsimd_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sve2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex ed4923b1d5..32c7a82647 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -192,6 +192,34 @@ void HELPER(sve2_bfcvt)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n fp8_finish(env, &ctx);\n }\n \n+void HELPER(sve2_fcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn;\n+ uint16_t *d = vd;\n+ size_t nelem = simd_oprsz(desc) / 2;\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e = n[H1(2 * i + ctx.high)];\n+ d[H2(i)] = float8_e5m2_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e = n[H1(2 * i + ctx.high)];\n+ d[H2(i)] = float8_e4m3_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d, nelem, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\n+\n void HELPER(sme2_bfcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\ndiff --git a/target/arm/tcg/translate-sve.c b/target/arm/tcg/translate-sve.c\nindex 1540cbd6de..e31ab609f9 100644\n--- a/target/arm/tcg/translate-sve.c\n+++ b/target/arm/tcg/translate-sve.c\n@@ -4080,6 +4080,15 @@ static bool do_f8cvt(DisasContext *s, arg_rr_esz *a,\n return true;\n }\n \n+TRANS_FEAT(F1CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, false, false)\n+TRANS_FEAT(F2CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, true, false)\n+TRANS_FEAT(F1CVTLT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, false, true)\n+TRANS_FEAT(F2CVTLT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, true, true)\n+\n TRANS_FEAT(BF1CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n gen_helper_sve2_bfcvt, false, false)\n TRANS_FEAT(BF2CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\ndiff --git a/target/arm/tcg/sve.decode b/target/arm/tcg/sve.decode\nindex e7984fa8e0..ca110f4bc1 100644\n--- a/target/arm/tcg/sve.decode\n+++ b/target/arm/tcg/sve.decode\n@@ -1091,6 +1091,11 @@ FMINQV 01100100 .. 010 111 101 ... ..... ..... @rd_pg_rn\n FRECPE 01100101 .. 001 110 001100 ..... ..... @rd_rn\n FRSQRTE 01100101 .. 001 111 001100 ..... ..... @rd_rn\n \n+F1CVT 01100101 00 001 000 001100 ..... ..... @rd_rn_e0\n+F2CVT 01100101 00 001 000 001101 ..... ..... @rd_rn_e0\n+F1CVTLT 01100101 00 001 001 001100 ..... ..... @rd_rn_e0\n+F2CVTLT 01100101 00 001 001 001101 ..... ..... @rd_rn_e0\n+\n BF1CVT 01100101 00 001 000 001110 ..... ..... @rd_rn_e0\n BF2CVT 01100101 00 001 000 001111 ..... ..... @rd_rn_e0\n BF1CVTLT 01100101 00 001 001 001110 ..... ..... @rd_rn_e0\n","prefixes":["28/37"]}