{"id":2225447,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225447/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-18-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-18-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:26","name":"[17/37] target/arm: Implement FSCALE for AdvSIMD","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"a34fa907e5c87046a0b4eb51b362a4ec68396688","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-18-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225447/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225447/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=xG10FSVJ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09Yd0cXhz1yCv\n\tfor ; Tue, 21 Apr 2026 15:16:05 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wF3S9-0008U9-7t; Tue, 21 Apr 2026 01:15:26 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wF3RU-00081J-1Q\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:41 -0400","from mail-pl1-x62c.google.com ([2607:f8b0:4864:20::62c])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wF3RS-0006Ts-7T\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:35 -0400","by mail-pl1-x62c.google.com with SMTP id\n d9443c01a7336-2a7a9b8ed69so33452285ad.2\n for ; Mon, 20 Apr 2026 22:14:33 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.30\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:31 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748472; x=1777353272; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=mdqYSYvyNpmf3YSAjo2AYikrIIkpiycHh+h6wUIhrr0=;\n b=xG10FSVJR394xNSPsUYPpjrK3dgDe5M8aWv/PCBZVfWY2/sjqgqS19IlelHUfNRqjx\n JnjGqReHCEZNt79+27WKTLi5aTbp715TWl+Y1dz70QS7JtbiwBe6XqtHHaPreKkVHse5\n bzj730NO7J1uZJeh1ELkGFOfLW4MHRpz9CbxFswAO3r2BoUGvZgEGjzwCLB3s/hnTTqe\n Z6U6z+mfmBCiUiVcaaPCgbSaVY6Mn7ovuK3lLRRMmGgSZdI/RrjTrgoXNNCAJgORagW9\n cOd+OliK0hN2NB3uFqGDWSvzemv+26x5WNMpV/DVfyJYGAyqryOMUMldBpbfB9cHCgTL\n CEFQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748472; x=1777353272;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=mdqYSYvyNpmf3YSAjo2AYikrIIkpiycHh+h6wUIhrr0=;\n b=BATVuIbxDS0EQP739e1C/Oc3Iw9uf1B2zAPeCm3jSda8QgvTj2wU1PPv+qQHbPMc+k\n iBVgpieizHgatfDe9xVrTAnB84ettJqwz/BGXVtebGrOAVC2tkayDKFZQ3EhMujENbBV\n uS1sE4zLPMyf5euuNbctRUo+s0/DnkySbmYMhm0+jeCncmxg5p/9XC4ZKJtRUHWAY1Ce\n XVfaS1Mx4mrW1+uyNtnnMv8Wp3faoRIZ+7kKloMkROLfV4flVxNG8wjP1nQCnChnAV1D\n /Lt8IZtpoqbaCMBjHFzOX0mDP11NX+yk/2YKZT6hHe6M1QyfRtJmf4BDPUg534SqHNIk\n M8aA==","X-Gm-Message-State":"AOJu0YzId0a46OZRiuaQTPJ5c410tEJCiOlxhlSqPmm6xLXBgDmlR9TF\n WnIlgySrawS98wFWwImFjOV/7cdHbI/CR4tZZvHmJPKUpMrnR5JPAQqPuDtcAl6BScjpFTV1HAM\n hJv2HXmc=","X-Gm-Gg":"AeBDieuEcwK6fGItDQnSc6PCZp1S7+iurygSG7npsWinnLy1proIfhpqyoE1boZKHC3\n Uh3Z2s+etd5yUZakUh5R9j1GU5ACcdRQIeiz/qONi8yClztffpWUoUi1QIkvuLHEAih/ftdIhBc\n 1924Q3Zfc/Uhe+d6L0vWGPzqquRR/yQj2FRqmzU1Dxx9q66iM5N7+xXrK+H3fNH3t2KvlKgAkGC\n XsuLS/ipc2xWoEhvAKUaqePToa9+4ej2bfmzjeuzlmnHLsF6mzP5+r+17qKV6SK3QfuDIZrLj0Y\n i4gUrC34/uwKxVrQAg8iJlFlMWezv29lucVCtZTXFUndyi3N2bdhomsulTwHmYcm/78plxqyan/\n HGR19byT9mNW44bzKvbz78TI7NVK8tAnK2PdeEyi5Xuf8gVy29hIyvxJ/4iUTo1NoWSZdTPtxls\n 9qckBa6AaeZigOrAU+9NsQwiUwvTDxB3w95RbpxCPL","X-Received":"by 2002:a17:903:987:b0:2b2:3dd9:c5f5 with SMTP id\n d9443c01a7336-2b5fa0044d9mr197243625ad.36.1776748472332;\n Mon, 20 Apr 2026 22:14:32 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 17/37] target/arm: Implement FSCALE for AdvSIMD","Date":"Tue, 21 Apr 2026 15:13:26 +1000","Message-ID":"<20260421051346.41106-18-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62c;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62c.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/tcg/helper-a64-defs.h | 4 ++++\n target/arm/tcg/vec_internal.h | 4 ++++\n target/arm/tcg/translate-a64.c | 7 +++++++\n target/arm/tcg/vec_helper64.c | 16 ++++++++++++++++\n target/arm/tcg/a64.decode | 3 +++\n 5 files changed, 34 insertions(+)","diff":"diff --git a/target/arm/tcg/helper-a64-defs.h b/target/arm/tcg/helper-a64-defs.h\nindex eb270cf58b..08ba8a98a1 100644\n--- a/target/arm/tcg/helper-a64-defs.h\n+++ b/target/arm/tcg/helper-a64-defs.h\n@@ -152,6 +152,10 @@ DEF_HELPER_FLAGS_5(gvec_famin_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32\n DEF_HELPER_FLAGS_5(gvec_famax_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n DEF_HELPER_FLAGS_5(gvec_famin_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n \n+DEF_HELPER_FLAGS_5(gvec_fscale_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_5(gvec_fscale_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_5(gvec_fscale_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+\n #ifndef CONFIG_USER_ONLY\n DEF_HELPER_2(exception_return, void, env, i64)\n #endif\ndiff --git a/target/arm/tcg/vec_internal.h b/target/arm/tcg/vec_internal.h\nindex 5c3f51eed3..b647399b18 100644\n--- a/target/arm/tcg/vec_internal.h\n+++ b/target/arm/tcg/vec_internal.h\n@@ -349,6 +349,10 @@ float32 float32_famin(float32, float32, float_status *);\n float64 float64_famax(float64, float64, float_status *);\n float64 float64_famin(float64, float64, float_status *);\n \n+#define float16_fscale float16_scalbn\n+#define float32_fscale float32_scalbn\n+float64 float64_fscale(float64, int64_t, float_status *);\n+\n /*\n * Decode helper functions for predicate as counter.\n */\ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex d132e051ca..515c0fb2e0 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -6495,6 +6495,13 @@ static gen_helper_gvec_3_ptr * const f_vector_famin[3] = {\n };\n TRANS_FEAT(FAMIN, aa64_faminmax, do_fp3_vector, a, 0, f_vector_famin)\n \n+static gen_helper_gvec_3_ptr * const f_vector_fscale[3] = {\n+ gen_helper_gvec_fscale_h,\n+ gen_helper_gvec_fscale_s,\n+ gen_helper_gvec_fscale_d,\n+};\n+TRANS_FEAT(FSCALE, aa64_f8cvt, do_fp3_vector, a, 0, f_vector_fscale)\n+\n static bool do_fmlal(DisasContext *s, arg_qrrr_e *a, bool is_s, bool is_2)\n {\n if (fp_access_check(s)) {\ndiff --git a/target/arm/tcg/vec_helper64.c b/target/arm/tcg/vec_helper64.c\nindex b5ad67b5e0..5479d98daf 100644\n--- a/target/arm/tcg/vec_helper64.c\n+++ b/target/arm/tcg/vec_helper64.c\n@@ -175,3 +175,19 @@ DO_3OP(gvec_famax_s, float32_famax, float32)\n DO_3OP(gvec_famin_s, float32_famin, float32)\n DO_3OP(gvec_famax_d, float64_famax, float64)\n DO_3OP(gvec_famin_d, float64_famin, float64)\n+\n+float64 float64_fscale(float64 n, int64_t m, float_status *s)\n+{\n+ /*\n+ * Given the 'int' parameter of float64_scalbn, we have to saturate\n+ * the 'int64_t' parameter of the operation to some value. Since\n+ * float64 has an 11-bit exponent, saturating to 12 bits is sufficient\n+ * to ensure that DBL_TRUE_MIN can be made to overflow.\n+ */\n+ int sat_m = MIN(MAX(m, -0xfff), 0xfff);\n+ return float64_scalbn(n, sat_m, s);\n+}\n+\n+DO_3OP(gvec_fscale_h, float16_fscale, int16_t)\n+DO_3OP(gvec_fscale_s, float32_fscale, int32_t)\n+DO_3OP(gvec_fscale_d, float64_fscale, int64_t)\ndiff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode\nindex 666a293540..02c7264cb9 100644\n--- a/target/arm/tcg/a64.decode\n+++ b/target/arm/tcg/a64.decode\n@@ -1198,6 +1198,9 @@ FAMAX 0.00 1110 1.1 ..... 11011 1 ..... ..... @qrrr_sd\n FAMIN 0.10 1110 110 ..... 00011 1 ..... ..... @qrrr_h\n FAMIN 0.10 1110 1.1 ..... 11011 1 ..... ..... @qrrr_sd\n \n+FSCALE 0.10 1110 110 ..... 00111 1 ..... ..... @qrrr_h\n+FSCALE 0.10 1110 1.1 ..... 11111 1 ..... ..... @qrrr_sd\n+\n ### Advanced SIMD scalar x indexed element\n \n FMUL_si 0101 1111 00 .. .... 1001 . 0 ..... ..... @rrx_h\n","prefixes":["17/37"]}