{"id":2225442,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225442/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-4-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-4-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:12","name":"[03/37] target/arm: Implement FEAT_FAMINMAX for SME","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"dc4651444e17753b9c5784a75664a7ff567bf5cd","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-4-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225442/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225442/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=fE1medAY;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09Xy0YHfz1yJG\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:15:28 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3Rs-0008DF-UC; Tue, 21 Apr 2026 01:15:01 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3Qx-0007vm-JV\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:04 -0400","from mail-pl1-x62f.google.com ([2607:f8b0:4864:20::62f])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3Qu-0006KV-Ke\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:02 -0400","by mail-pl1-x62f.google.com with SMTP id\n d9443c01a7336-2b788a98557so1537625ad.2\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:14:00 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.13.57\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:13:58 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748439; x=1777353239; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=qdQBWzWrlCQOyL6REc2mM0GoH8jWUoG58/2k/M4dy88=;\n b=fE1medAYgFDAA2CglfSu7jqjxeeaROtwXGyI/iee/ORo8LvGkrwjCLe5ox3S6oI/Zz\n ey6X/2Dan/+Iu6pgFq+Rkza4jbXlheUyp4Fyug+44gPq84WuT/rPRBGelIeaAVJJa5fX\n 6Zj8FMA4Zuev4QsTtoqQX91RnPhMQydyCbkECv84Fa9cZJgfDN99V1+ayYPd1jVuimS5\n 6CWIwfLJjX/L84hTyCDzDVpDizWG5ras06P0SoDJELTeQX1rVUI3T4O028TD9zFXYIHl\n hkCLllHk1AzMyAQfk9blOPe6u80/6m2jOoPdRUE836E26TYFPxu0YPJfr4KvrKL0vbMt\n pfPw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748439; x=1777353239;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=qdQBWzWrlCQOyL6REc2mM0GoH8jWUoG58/2k/M4dy88=;\n b=JhPz+Ga8hBXZ+ZBlYBZ8hI5paFNzfrrooR850Lt+BPbDm9y4cyl4KJS0QgGXcpwQyM\n Tkt+LHHf6U9i6CRfPBpkzMnr6b8tPoE6c1w6oaWMKlMSQdKyhKcTFlntMi/mdHunKcll\n wxLZaeNK2cFmLs/2rnEXWRDVksWAdqzoJ/wuuUTH9W4Gmmm3DQDFAgGNLkVe/nSAxwKH\n w6g4ZwASk4mdbAeKybpr9UhAnhRT5I6kGAgcUpRSrP8qhDTdFfO+q5Jq52+JHWfZaRa2\n qNox1x+3QqvHWucT92ItdY0A2lU8HWvGfel9xh3o5XtKbNV9f566uzegNem1/0rl0qM3\n hang==","X-Gm-Message-State":"AOJu0YzSRdiNwH47+TRf8hp2Ww6AjC14dV6oAoVKR0cJTTM9Gh8UKbG1\n T95yvFJwMLyYjO0yPqeAriP/FpzBO7m48k2aD0pEWgPSRAjoHEu/cVx0ciVeRVT8VGbvnBFZxmD\n Zfuw4mO8=","X-Gm-Gg":"AeBDieuyVIE6nZweXkoJJo95kFYd5i7sUHnnsThMFnSfVpFo51k6Loc3iT3duhIvGN/\n pj68JgNRaDyCWSzeePmgi4ghSVhyLdSxFED9nGHhHe0V5dl4LY8+AtS6EgAJh0Yt5TJ9O0SK030\n Hi1oIMZXAxbrS1drhyX8ROshCK2i5n1C85q9GNU+EnJd/EuUIfMruFj8snop75TmTxL60vzTP7f\n 4+Zxgmrxg7jwYwIoPkwUYMIsehMnc2XJhYLaTYDAO7HV/krdQCq8BAguv9dvU0lZk985ZUJIqj2\n MsgEYgxXtszwNELdunuVUJTRgGfdt4YMtq+ffnha3bc2ml5PN2Mw5UykQyW2YcYoggwhbvr96gJ\n we2uxoxsTa9JiOXllGAtorMY0DABxWW7gU7O1cX9eqbzY5PQqWiG4YMcLO5WXg7qkJVTU/9TkQ/\n Qlr6Kvyw1BvwDUK0QtfTFsrx7zTDMCm6Wa6Mh9iAefXsiWK1OmJHU=","X-Received":"by 2002:a17:903:166e:b0:2b0:a957:304 with SMTP id\n d9443c01a7336-2b5f9e85b42mr178861405ad.6.1776748439179;\n Mon, 20 Apr 2026 22:13:59 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 03/37] target/arm: Implement FEAT_FAMINMAX for SME","Date":"Tue, 21 Apr 2026 15:13:12 +1000","Message-ID":"<20260421051346.41106-4-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62f;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62f.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Since there is no bfloat16 variant of FAMINMAX,\ncheck for missing function pointer in do_z2z_nn_fpst.\n\nSigned-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu-features.h      |  5 +++++\n target/arm/tcg/translate-sme.c | 23 +++++++++++++++++++++--\n target/arm/tcg/sme.decode      |  5 +++++\n 3 files changed, 31 insertions(+), 2 deletions(-)","diff":"diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex 7c96b26788..a2ce38faa3 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -1574,6 +1574,11 @@ static inline bool isar_feature_aa64_sme2_f64f64(const ARMISARegisters *id)\n     return isar_feature_aa64_sme2(id) && isar_feature_aa64_sme_f64f64(id);\n }\n \n+static inline bool isar_feature_aa64_sme2_faminmax(const ARMISARegisters *id)\n+{\n+    return isar_feature_aa64_sme2(id) && isar_feature_aa64_faminmax(id);\n+}\n+\n static inline bool isar_feature_aa64_sve_i8mm(const ARMISARegisters *id)\n {\n     return isar_feature_aa64_sve(id) && isar_feature_aa64_sme_sve_i8mm(id);\ndiff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c\nindex 7d25ac5a51..ca6b130cfe 100644\n--- a/target/arm/tcg/translate-sme.c\n+++ b/target/arm/tcg/translate-sme.c\n@@ -19,6 +19,7 @@\n \n #include \"qemu/osdep.h\"\n #include \"cpu.h\"\n+#include \"helper-a64.h\"\n #include \"helper-sme.h\"\n #include \"helper-sve.h\"\n #include \"translate.h\"\n@@ -741,9 +742,12 @@ static bool do_z2z_nn_fpst(DisasContext *s, arg_z2z_en *a,\n                            gen_helper_gvec_3_ptr * const fns[4])\n {\n     int esz = a->esz, n, dn, dm, vsz;\n-    gen_helper_gvec_3_ptr *fn;\n+    gen_helper_gvec_3_ptr *fn = fns[esz];\n     TCGv_ptr fpst;\n \n+    if (fn == NULL) {\n+        return false;\n+    }\n     if (esz == MO_8 && !dc_isar_feature(aa64_sme_b16b16, s)) {\n         return false;\n     }\n@@ -752,7 +756,6 @@ static bool do_z2z_nn_fpst(DisasContext *s, arg_z2z_en *a,\n     }\n \n     fpst = fpstatus_ptr(esz == MO_16 ? FPST_A64_F16 : FPST_A64);\n-    fn = fns[esz];\n     n = a->n;\n     dn = a->zdn;\n     dm = a->zm;\n@@ -811,6 +814,22 @@ static gen_helper_gvec_3_ptr * const f_vector_fminnm[4] = {\n TRANS_FEAT(FMINNM_n1, aa64_sme2, do_z2z_n1_fpst, a, f_vector_fminnm)\n TRANS_FEAT(FMINNM_nn, aa64_sme2, do_z2z_nn_fpst, a, f_vector_fminnm)\n \n+static gen_helper_gvec_3_ptr * const f_vector_famax[4] = {\n+    NULL,\n+    gen_helper_gvec_famax_h,\n+    gen_helper_gvec_famax_s,\n+    gen_helper_gvec_famax_d,\n+};\n+TRANS_FEAT(FAMAX_nn, aa64_sme2_faminmax, do_z2z_nn_fpst, a, f_vector_famax)\n+\n+static gen_helper_gvec_3_ptr * const f_vector_famin[4] = {\n+    NULL,\n+    gen_helper_gvec_famin_h,\n+    gen_helper_gvec_famin_s,\n+    gen_helper_gvec_famin_d,\n+};\n+TRANS_FEAT(FAMIN_nn, aa64_sme2_faminmax, do_z2z_nn_fpst, a, f_vector_famin)\n+\n /* Add/Sub vector Z[m] to each Z[n*N] with result in ZA[d*N]. */\n static bool do_azz_n1(DisasContext *s, arg_azz_n *a, int esz,\n                       GVecGen3FnVar *fn)\ndiff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode\nindex 6bb9aa2a90..9dec7318a4 100644\n--- a/target/arm/tcg/sme.decode\n+++ b/target/arm/tcg/sme.decode\n@@ -286,6 +286,11 @@ URSHL_nn       1100000 1 .. 1 ..... 1011.0 10001 .... 1    @z2z_4x4\n SQDMULH_nn     1100000 1 .. 1 ..... 1011.1 00000 .... 0    @z2z_2x2\n SQDMULH_nn     1100000 1 .. 1 ..... 1011.1 00000 .... 0    @z2z_4x4\n \n+FAMAX_nn       1100000 1 .. 1 ..... 1011.0 01010 .... 0    @z2z_2x2\n+FAMAX_nn       1100000 1 .. 1 ..... 1011.0 01010 .... 0    @z2z_4x4\n+FAMIN_nn       1100000 1 .. 1 ..... 1011.0 01010 .... 1    @z2z_2x2\n+FAMIN_nn       1100000 1 .. 1 ..... 1011.0 01010 .... 1    @z2z_4x4\n+\n ### SME2 Multi-vector Multiple and Single Array Vectors\n \n &azz_n          n off rv zn zm\n","prefixes":["03/37"]}