{"id":2225357,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2225357/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260420213529.1645560-5-l.scorcia@gmail.com/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/1.2/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260420213529.1645560-5-l.scorcia@gmail.com>","list_archive_url":null,"date":"2026-04-20T21:30:03","name":"[v5,4/9] dt-bindings: pinctrl: mediatek,mt65xx: Add MT6392 pinctrl","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"272e7a783e846a3f0866e495b9d61e52f3a23d96","submitter":{"id":92693,"url":"http://patchwork.ozlabs.org/api/1.2/people/92693/?format=json","name":"Luca Leonardo Scorcia","email":"l.scorcia@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260420213529.1645560-5-l.scorcia@gmail.com/mbox/","series":[{"id":500687,"url":"http://patchwork.ozlabs.org/api/1.2/series/500687/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=500687","date":"2026-04-20T21:30:02","name":"Add support for MT6392 PMIC","version":5,"mbox":"http://patchwork.ozlabs.org/series/500687/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225357/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225357/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=AgJXUVJ+;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35280-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"AgJXUVJ+\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.48","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fzzQ80BCrz1yCv\n\tfor ; Tue, 21 Apr 2026 07:38:56 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 551CD301DC14\n\tfor ; Mon, 20 Apr 2026 21:37:57 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 157AB3876CC;\n\tMon, 20 Apr 2026 21:37:54 +0000 (UTC)","from mail-wm1-f48.google.com (mail-wm1-f48.google.com\n [209.85.128.48])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 38952392C26\n\tfor ; Mon, 20 Apr 2026 21:37:52 +0000 (UTC)","by mail-wm1-f48.google.com with SMTP id\n 5b1f17b1804b1-4852b81c73aso30269355e9.3\n for ;\n Mon, 20 Apr 2026 14:37:52 -0700 (PDT)","from luca-vm.lan ([154.61.61.58])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488fc140c82sm289500355e9.12.2026.04.20.14.37.49\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 14:37:50 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776721073; cv=none;\n b=AaK9q+7Po+qk0fQAdk+nHUxBOgEYdaSHUd4I1KBOSGwLwgl4A4JSV81ECednXhv9l7tEYK9NRhAfS6XfYgMGieJRTpitFerbLD7sD/daeKm8OlXgkhA3Cr3jxZ19jSa9T/CXElW31fBzTGsLn1/AhAewubJ4j6rNKjraJlrFQkU=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776721073; c=relaxed/simple;\n\tbh=ONzx1TVLssQ2quIYxWPdg1+c0cg1jkFrd/S0xZj62AU=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=jbZTkvYtRdEjbaFCGF+3tRKBZmIdWAB5TaYV14ksuW+yYcjzzLiC7rNsypSr0IeTKl+vYMH4mTTVGzHypCW4lIgCtdnNkrLEGDAPImoVN+Zo6HUriLcaZQ3gE0FiKow7Z2GCwFRa1KRiSJbkAMNqPpGxLldOlDPCZOHo0XSb+U8=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=AgJXUVJ+; arc=none smtp.client-ip=209.85.128.48","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1776721070; x=1777325870;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=FkjylHhPY5Zp4sZf/mKL22KMI1gZWywJJ0iSsDcvxlg=;\n b=AgJXUVJ+fQmuigUW1WebP5+JaMMx3d4aUe08m8Doio5aOt6APm25qQce6HDe0zARmY\n LqVqjfYsainkg/8xwx65gRR8sT9iF2tMkIrjCp//0gFm6MAjkQS/k9KmYdSTBq23Pev6\n +m7+MOMHzXVOmwfUYWT1amQYoNJj/X/K2DNrbbnVnWikGEV/MNDiEjW7KXw/JFlqiDQ+\n 5hbJ+SgcCr0jv+Znf3Pq0NlfkcxJi07VUkTq6BD6lC5i8vY0n5UfGjD3daLm8nK9rIAo\n ipfdJ/aqXuQX+YDdm1obiaNrBZY4uLJwj1yi7FyBstyGmkI3y48dCCZrG25uvReFt5n7\n UPKw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776721070; x=1777325870;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=FkjylHhPY5Zp4sZf/mKL22KMI1gZWywJJ0iSsDcvxlg=;\n b=hjpAN4oExtqYy+JLtOxjQI4I0GAidPbtBVY1QWRVJ8Ta3YQd+MCn3QsVqYUnRaTqhI\n OeWFxNZLFnHDZyLU8ie3y0XFgjgcfNaHMqDA02NP6Hn3fIUUHm4cSHhfz7s3hvzDKMmw\n HDu1VmW6ic3W9tfHkyYdKXwakmZiEPH3L2W29ZYtGWSBgqJ9nySkptzAgxdTYo8fitNq\n x8Z6QJ6Y1FeBSJEQ+QoqUOI1hf/q6qtz3PtEzg8efYt+jSs4p2wnt8wZ2MI/lo0pKUQr\n NMFgatl6Yz76geKTsTY+lze1wS3/kYcWOsJKzN8chn4Cr+lXkqBNMuZdbTdmeAbv+mAo\n qWBw==","X-Forwarded-Encrypted":"i=1;\n AFNElJ+E/M01rpbzXjdawcKQjj2k6ko6FO1Os5A9qUqqw6p8RXJ46Va4ga851W0dNweyk5vHzEvAn52Xixlk@vger.kernel.org","X-Gm-Message-State":"AOJu0YyzKDlC01mDj+FAejLBfwQ8pX7Ivo3JVNcm6ubr+tmHeL9sCEzN\n\tXU27tlDW1v1T9dLg6uez2oi97quf2BYRYFwzoihyCyofb11vNtJRbn64","X-Gm-Gg":"AeBDievcltxIsQNBNzBHcsc23+evVbBSaDbODMSWLBdnX0PwmZVqgg724KwmjzJOf7a\n\tJDcpm0y9+UisriEMXr//gEm1SPN28ZEmqJWCkBGEhCIuxBrlJLHrN74wKk5/1me87OnAIYFceUP\n\ta2rmKomn2JnnQz8rvURK1arS3fclVl/YXR29OylpXeQUCxnzQjakEPtL5MzrxrfAPr+jlpwD48V\n\taujaPXklN4VFWt9B2Ny66wgKAA2qicuawBJygBedwX2ozTTiCM/GZHD1OOvONTa2gM2SBGQ5dY/\n\tADIZLVFmPEsRIwaY5gmReF9qtqd3wtFQahRCs/qgjN+jBqVl0BKsuBQ2Gb8CGgRU9by9b+sjc+g\n\tNSLcYwJdD0bd6/mXL0qcvh8w9qpCkT38b0J1/rHuQmFP0SRgDHZSz2JMUif5/udCyCN4BxTvmys\n\ttSusitAW0TvtksLPYCk7dCG5eOU7s5HA==","X-Received":"by 2002:a05:600c:8115:b0:488:ac01:72b6 with SMTP id\n 5b1f17b1804b1-488fb77d7d3mr178338515e9.21.1776721070421;\n Mon, 20 Apr 2026 14:37:50 -0700 (PDT)","From":"Luca Leonardo Scorcia ","To":"linux-mediatek@lists.infradead.org","Cc":"Luca Leonardo Scorcia ,\n\tAngeloGioacchino Del Regno ,\n\tDmitry Torokhov ,\n\tRob Herring ,\n\tKrzysztof Kozlowski ,\n\tConor Dooley ,\n\tSen Chu ,\n\tSean Wang ,\n\tMacpaul Lin ,\n\tLee Jones ,\n\tMatthias Brugger ,\n\tLinus Walleij ,\n\tLiam Girdwood ,\n\tMark Brown ,\n\tLouis-Alexis Eyraud ,\n\tGary Bisson ,\n\tVal Packett ,\n\tJulien Massot ,\n\tFabien Parent ,\n\tAkari Tsuyukusa ,\n\tChen Zhong ,\n\tlinux-input@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tlinux-pm@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-gpio@vger.kernel.org","Subject":"[PATCH v5 4/9] dt-bindings: pinctrl: mediatek,mt65xx: Add MT6392\n pinctrl","Date":"Mon, 20 Apr 2026 22:30:03 +0100","Message-ID":"<20260420213529.1645560-5-l.scorcia@gmail.com>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260420213529.1645560-1-l.scorcia@gmail.com>","References":"<20260420213529.1645560-1-l.scorcia@gmail.com>","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"Add a compatible for the pinctrl device of the MT6392 PMIC, a variant of\nthe already supported MT6397.\n\nSigned-off-by: Luca Leonardo Scorcia \nReviewed-by: AngeloGioacchino Del Regno \n---\n .../pinctrl/mediatek,mt65xx-pinctrl.yaml | 1 +\n .../pinctrl/mediatek,mt6392-pinfunc.h | 39 +++++++++++++++++++\n 2 files changed, 40 insertions(+)\n create mode 100644 include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h","diff":"diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml\nindex aa71398cf522..1468c6f87cfa 100644\n--- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml\n+++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml\n@@ -17,6 +17,7 @@ properties:\n enum:\n - mediatek,mt2701-pinctrl\n - mediatek,mt2712-pinctrl\n+ - mediatek,mt6392-pinctrl\n - mediatek,mt6397-pinctrl\n - mediatek,mt7623-pinctrl\n - mediatek,mt8127-pinctrl\ndiff --git a/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h b/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h\nnew file mode 100644\nindex 000000000000..c65278c8103d\n--- /dev/null\n+++ b/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h\n@@ -0,0 +1,39 @@\n+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */\n+#ifndef __DTS_MT6392_PINFUNC_H\n+#define __DTS_MT6392_PINFUNC_H\n+\n+#include \n+\n+#define MT6392_PIN_0_INT__FUNC_GPIO0 (MTK_PIN_NO(0) | 0)\n+#define MT6392_PIN_0_INT__FUNC_INT (MTK_PIN_NO(0) | 1)\n+#define MT6392_PIN_0_INT__FUNC_TEST_CK2 (MTK_PIN_NO(0) | 5)\n+#define MT6392_PIN_0_INT__FUNC_TEST_IN1 (MTK_PIN_NO(0) | 6)\n+#define MT6392_PIN_0_INT__FUNC_TEST_OUT1 (MTK_PIN_NO(0) | 7)\n+\n+#define MT6392_PIN_1_SRCLKEN__FUNC_GPIO1 (MTK_PIN_NO(1) | 0)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_SRCLKEN (MTK_PIN_NO(1) | 1)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_CK0 (MTK_PIN_NO(1) | 5)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_IN2 (MTK_PIN_NO(1) | 6)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_OUT2 (MTK_PIN_NO(1) | 7)\n+\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_GPIO2 (MTK_PIN_NO(2) | 0)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_RTC_32K1V8 (MTK_PIN_NO(2) | 1)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_CK1 (MTK_PIN_NO(2) | 5)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_IN3 (MTK_PIN_NO(2) | 6)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_OUT3 (MTK_PIN_NO(2) | 7)\n+\n+#define MT6392_PIN_3_SPI_CLK__FUNC_GPIO3 (MTK_PIN_NO(3) | 0)\n+#define MT6392_PIN_3_SPI_CLK__FUNC_SPI_CLK (MTK_PIN_NO(3) | 1)\n+\n+#define MT6392_PIN_4_SPI_CSN__FUNC_GPIO4 (MTK_PIN_NO(4) | 0)\n+#define MT6392_PIN_4_SPI_CSN__FUNC_SPI_CSN (MTK_PIN_NO(4) | 1)\n+\n+#define MT6392_PIN_5_SPI_MOSI__FUNC_GPIO5 (MTK_PIN_NO(5) | 0)\n+#define MT6392_PIN_5_SPI_MOSI__FUNC_SPI_MOSI (MTK_PIN_NO(5) | 1)\n+\n+#define MT6392_PIN_6_SPI_MISO__FUNC_GPIO6 (MTK_PIN_NO(6) | 0)\n+#define MT6392_PIN_6_SPI_MISO__FUNC_SPI_MISO (MTK_PIN_NO(6) | 1)\n+#define MT6392_PIN_6_SPI_MISO__FUNC_TEST_IN4 (MTK_PIN_NO(6) | 6)\n+#define MT6392_PIN_6_SPI_MISO__FUNC_TEST_OUT4 (MTK_PIN_NO(6) | 7)\n+\n+#endif /* __DTS_MT6392_PINFUNC_H */\n","prefixes":["v5","4/9"]}