{"id":2224276,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2224276/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260417-pcie-intel-gw-v5-2-0a2b933fe04f@dev.tdt.de/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.2/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260417-pcie-intel-gw-v5-2-0a2b933fe04f@dev.tdt.de>","list_archive_url":null,"date":"2026-04-17T08:35:46","name":"[v5,2/7] PCI: intel-gw: Remove unused define","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"fb536d00680871f2283f29b7c0910e8dd07a1479","submitter":{"id":72238,"url":"http://patchwork.ozlabs.org/api/1.2/people/72238/?format=json","name":"Florian Eckert","email":"fe@dev.tdt.de"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260417-pcie-intel-gw-v5-2-0a2b933fe04f@dev.tdt.de/mbox/","series":[{"id":500275,"url":"http://patchwork.ozlabs.org/api/1.2/series/500275/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=500275","date":"2026-04-17T08:35:46","name":"PCI: intel-gw: Fixes to make the driver working again","version":5,"mbox":"http://patchwork.ozlabs.org/series/500275/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2224276/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2224276/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=temperror header.d=dev.tdt.de header.i=@dev.tdt.de header.a=rsa-sha256\n header.s=z1-selector1 header.b=jwHWq+T2;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.232.135.74; helo=sto.lore.kernel.org;\n envelope-from=linux-pci+bounces-52700-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=temperror (0-bit key) header.d=dev.tdt.de header.i=@dev.tdt.de\n header.b=\"jwHWq+T2\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=194.37.255.70","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=dev.tdt.de","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=dev.tdt.de"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxpBq3TN2z1yDF\n\tfor ; Fri, 17 Apr 2026 18:36:35 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 0642A3030B83\n\tfor ; Fri, 17 Apr 2026 08:36:28 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 064C93B19AB;\n\tFri, 17 Apr 2026 08:36:22 +0000 (UTC)","from mxout70.expurgate.net (mxout70.expurgate.net [194.37.255.70])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 5974E37C109;\n\tFri, 17 Apr 2026 08:36:19 +0000 (UTC)","from [194.37.255.9] (helo=mxout.expurgate.net)\n\tby relay.expurgate.net with smtp (Exim 4.92)\n\t(envelope-from )\n\tid 1wDegN-00Bg6j-3N; Fri, 17 Apr 2026 10:36:11 +0200","from [195.243.126.94] (helo=securemail.tdt.de)\n\tby relay.expurgate.net with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256)\n\t(Exim 4.92)\n\t(envelope-from )\n\tid 1wDegM-00A0Nv-Ju; Fri, 17 Apr 2026 10:36:10 +0200","from securemail.tdt.de (localhost [127.0.0.1])\n\tby securemail.tdt.de (Postfix) with ESMTP id 0118A24004F;\n\tFri, 17 Apr 2026 10:36:10 +0200 (CEST)","from mail.dev.tdt.de (unknown [10.2.4.42])\n\tby securemail.tdt.de (Postfix) with ESMTP id DFD54240047;\n\tFri, 17 Apr 2026 10:36:09 +0200 (CEST)","from [10.2.3.40] (unknown [10.2.3.40])\n\tby mail.dev.tdt.de (Postfix) with ESMTPSA id C5D3023BD7;\n\tFri, 17 Apr 2026 10:36:09 +0200 (CEST)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776414981; cv=none;\n b=Ona/0E0/LqlVFXN2OPx6cFizC+pZ/ECI3z+zS9XL0RxJDfHcYgo+6SBK8pDLJpVIYXxHxHptEG5GjgdLP7tNqmN7DnRhCqIh8ElwsqYCShlnb68N5J7ufrp4q2TvI1FxjbOqM1+ZdoVSO0LIHcHKSuCv4qpe46QM5wNWN/U4+Rg=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776414981; c=relaxed/simple;\n\tbh=xn9R5Y4c2FVuxWGJ+XDVZ0hhgrzdWZnr3TAJrrkBg1E=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References:\n\t In-Reply-To:To:Cc;\n b=n3kArR5EOZ2UfNvOJbDS2GLcJVYCZdyRiZpGbg0SfLu93fyyXNULjSEyHd1YOYMlH7m8vxJ74D9nYJKVWu4nxHdj0rwod7tEuDeqLgs/8TF6C+qAc1B+uyje/YvEcj17rZhEW9CF5gK+yu0pj4VPEdB+02nCyoYJC4VAG66d3kg=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=dev.tdt.de;\n spf=pass smtp.mailfrom=dev.tdt.de;\n dkim=temperror (0-bit key) header.d=dev.tdt.de header.i=@dev.tdt.de\n header.b=jwHWq+T2; arc=none smtp.client-ip=194.37.255.70","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=dev.tdt.de;\n\ts=z1-selector1; t=1776414970;\n\tbh=dqCPK//hWZVdcc5L/u7Ya15VIfulvFBTzBi5FMRGLF0=;\n\th=From:Date:Subject:References:In-Reply-To:To:Cc:From;\n\tb=jwHWq+T2q/xklHc+xsq0BQcikPvtjqVmn9Qk1MK5rEj/2RVLQv0QbXfADFX6jxW3g\n\t +MyDqNbKTIWw/N5EOCzHI8og8KhKgvLJtJMBmvpxn/6L0FXYA/vdyPf0IPmeGRWuLb\n\t ZbIM6e/o8bQ62mOVH4XuKL/UG0/Iu85+zQ8XWzyqzWycALGyybW2mVNq41Jh96lxun\n\t oy3DEihPpzeixY5mUeHzgCKntAbrGfGn2PelaHP5/sK+UXgkhiy1FGt9J57WwHY1s2\n\t X6J2OBS45o/CO+21K9decNtC/94FtBArlicu+aknC6wKw7ULm3d2V77KweF50ddymc\n\t WmNobJkeoTcoQ==","From":"Florian Eckert ","Date":"Fri, 17 Apr 2026 10:35:46 +0200 (CEST)","Subject":"[PATCH v5 2/7] PCI: intel-gw: Remove unused define","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-ID":"<20260417-pcie-intel-gw-v5-2-0a2b933fe04f@dev.tdt.de>","References":"<20260417-pcie-intel-gw-v5-0-0a2b933fe04f@dev.tdt.de>","In-Reply-To":"<20260417-pcie-intel-gw-v5-0-0a2b933fe04f@dev.tdt.de>","To":"Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?=\n\t=?utf-8?q?=C5=84ski?= ,\n Manivannan Sadhasivam , Rob Herring ,\n Bjorn Helgaas , Johan Hovold ,\n Sajid Dalvi , Ajay Agarwal ,\n Krzysztof Kozlowski , Conor Dooley ","Cc":"linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org, Florian Eckert ,\n\tEckert.Florian@googlemail.com, ms@dev.tdt.de","X-Mailer":"b4 0.14.2","X-Developer-Signature":"v=1; a=ed25519-sha256; t=1776414969; l=814;\n i=fe@dev.tdt.de; s=20260205; h=from:subject:message-id;\n bh=xn9R5Y4c2FVuxWGJ+XDVZ0hhgrzdWZnr3TAJrrkBg1E=;\n b=cZ8ik4QHSpK5edsnADCxvQmasi61AYTd4JRzww7lKoY0EiR3l9qGVIO8FyCH+jMnin0Kdw1CV\n GsL8fGrBcUWDu2wTRxFkGIJJaSEOAf0MJR1Uocc6597gOEQEBRaZNN7","X-Developer-Key":"i=fe@dev.tdt.de; a=ed25519;\n pk=q7Pvv3Au2sAVRhBz5UF7ZqUPNxUwXQ78Jdqu8E6Negk=","X-purgate-ID":"151534::1776414971-196C4049-9B8CBE30/0/0","X-purgate":"clean","X-purgate-type":"clean"},"content":"The C preprocessor define 'PCIE_APP_INTX_OFST' is not used in the sources\nand can therefore be deleted.\n\nSigned-off-by: Florian Eckert \n---\n drivers/pci/controller/dwc/pcie-intel-gw.c | 1 -\n 1 file changed, 1 deletion(-)","diff":"diff --git a/drivers/pci/controller/dwc/pcie-intel-gw.c b/drivers/pci/controller/dwc/pcie-intel-gw.c\nindex c21906eced61896c8a8307dbd6b72d229f9a5c5f..80d1607c46cbbb1e274b37a0bb9377a877678f5d 100644\n--- a/drivers/pci/controller/dwc/pcie-intel-gw.c\n+++ b/drivers/pci/controller/dwc/pcie-intel-gw.c\n@@ -47,7 +47,6 @@\n #define PCIE_APP_IRN_INTD\t\tBIT(16)\n #define PCIE_APP_IRN_MSG_LTR\t\tBIT(18)\n #define PCIE_APP_IRN_SYS_ERR_RC\t\tBIT(29)\n-#define PCIE_APP_INTX_OFST\t\t12\n \n #define PCIE_APP_IRN_INT \\\n \t(PCIE_APP_IRN_AER_REPORT | PCIE_APP_IRN_PME | \\\n","prefixes":["v5","2/7"]}