{"id":2221765,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2221765/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260410103005.163128-2-krzysztof.kozlowski@oss.qualcomm.com/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/1.2/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260410103005.163128-2-krzysztof.kozlowski@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-10T10:30:06","name":"pinctrl: tegra: Enable easier compile testing","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"424d8766fd98a2674a3380f87d8433098fe64b54","submitter":{"id":92171,"url":"http://patchwork.ozlabs.org/api/1.2/people/92171/?format=json","name":"Krzysztof Kozlowski","email":"krzysztof.kozlowski@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260410103005.163128-2-krzysztof.kozlowski@oss.qualcomm.com/mbox/","series":[{"id":499439,"url":"http://patchwork.ozlabs.org/api/1.2/series/499439/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=499439","date":"2026-04-10T10:30:06","name":"pinctrl: tegra: Enable easier compile testing","version":1,"mbox":"http://patchwork.ozlabs.org/series/499439/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2221765/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2221765/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=nag8hC+i;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=UBrVFlzW;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34996-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"nag8hC+i\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"UBrVFlzW\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fsYKY2grNz1y2d\n\tfor ; Fri, 10 Apr 2026 20:42:41 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 702E73059306\n\tfor ; Fri, 10 Apr 2026 10:36:18 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 34F0738736A;\n\tFri, 10 Apr 2026 10:36:18 +0000 (UTC)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id A83AF38837F\n\tfor ; Fri, 10 Apr 2026 10:36:16 +0000 (UTC)","from pps.filterd (m0279873.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63AA65oc017527\n\tfor ; Fri, 10 Apr 2026 10:36:15 GMT","from mail-oa1-f70.google.com (mail-oa1-f70.google.com\n [209.85.160.70])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dey5j03eu-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor ; Fri, 10 Apr 2026 10:36:15 +0000 (GMT)","by mail-oa1-f70.google.com with SMTP id\n 586e51a60fabf-42394108a90so3352687fac.0\n for ;\n Fri, 10 Apr 2026 03:36:15 -0700 (PDT)","from quoll ([178.197.219.94])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43d63e5c981sm6485997f8f.33.2026.04.10.03.30.13\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 10 Apr 2026 03:30:15 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775817378; cv=none;\n b=fZx8ytSjTuNxUlm1VPjoccNUHhjHnzWjvoXGOL3D6+Uvl7zDSizJKcMppBBRNvQeO/ejGlWeo8C4VXrLqq1FPXWSdiPUOngTI6WvKK8JZ8fX3FWB7Nn5vWqiYPikAxQK6TIOoSB7+MCNSD9oa16talthb7eRswXCdmw+mswViJ0=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775817378; c=relaxed/simple;\n\tbh=w6re5Io0CJ7B07Xe/0cTaVsJ5qgW8GorXQNdVxXngbI=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=aMThxcGnZbR4s3KFc285Jrh9z09vLxmVJJxYPcme9vxdmaokc8PVU06++cUDblqT/Sb/s6vpuC08AkNykihpcoteCJYWrLNH6tJm1BixB0KyUqmlhTpx73lyaccgp6VyfbL2yd6uxHo53DJvRzf7yKFkfPGj0SUakb1DIveVJrI=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=nag8hC+i;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=UBrVFlzW; arc=none smtp.client-ip=205.220.180.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:message-id:mime-version\n\t:subject:to; s=qcppdkim1; bh=y/zn9OP0pM7QKnHUQl0owACDKie0UcQRIpy\n\tLdhullFI=; b=nag8hC+iDBqFC0JkASg8cCXDk7NhuvVfCbMuZIoWbpGc7hyfDa/\n\t+I++JmL2tFNFZXQTcyycKGvE1L9JvdzX5lax1ZwNjRKECa/+6p+gwlVohCyiT8iP\n\twjywleZt+VQxCXFaw9/VMPF5w1ptjaARhs8aG9yALdU9hiO2tf08WALfOBar6tf6\n\tfyBbmFXO63G4PN9/artm6LdlLXCF4m1C1ta0RL//ULEKBrHaMZ6NTdwe+MA3kzTN\n\tI6dr7jub5fNq9nqQlvs3A/ap9ivv1ivRLMLZH0/pTyncnvS8wY/JZMMVvVvKzdaY\n\tqHMC4fXD0Z3IQk2PE0YQRZvs8yAC0MnyQug==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775817374; x=1776422174;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=y/zn9OP0pM7QKnHUQl0owACDKie0UcQRIpyLdhullFI=;\n b=UBrVFlzWbNdRsrhfBcq8pMb99l5ckZtPKQCHo8HPxcDOUmSNhHzAb/BBCjVIZobHa5\n HmhWGTqF58vkhRTMcmCFmR1eVamcmYk69E5ZvX+PK8u8zfswLSqpUQAAwnYEy5kqwnfN\n IB8HribnWQ2FdFkqoYcsiIdqO+p+bF25Wpjn7GnPQ7V+pMEdPpYC+FXPIAUbUVtGJQ0Z\n fPEUoWYNwS1v13Z4NzbgVszHT7SwwGK0KFpanBHomVm3RzPdsvIUpUtgGxkbqSW0M7BK\n f6BBGFWOwiIc+xHpi7pSw+R6p7WVkSRuvh/CCm23HKyCVdF5YzDzWzHcDH0kABSYvAm0\n IS7g=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775817374; x=1776422174;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=y/zn9OP0pM7QKnHUQl0owACDKie0UcQRIpyLdhullFI=;\n b=WoOqdEJICk/a9oaSU1yFYobDGtq2bAGcukCdRHzSiF2jCF/93mvLfCAm9KXik8+KAD\n EGj3pJUuyNNGFb9NYd/Ie8QrLeISrevIWfTJY1bq7rzraAEciJlg8S8rpRMtMOjj+XQc\n TB2KGPkpBBUOwh7WSG+mcVrQclei98HU/5oLIwqpR8AJH//+dNZvoaYaf51MH1VRbnEi\n 6cPPsOKHdrjB3o+seZNbIuHWTr6IfdTfpjWHyQx/Fy+ZQRTkvKJUvXGlywKjzz45bR04\n ed8+FE2e9j4+XddDzNgRiZ7vEaWWr2mjHOQcFybsQdWTzpwqzwmF70YkrNpN4rpxkZYI\n 8fcg==","X-Forwarded-Encrypted":"i=1;\n AJvYcCXn1JV90ta21P06VSb4Qj4xZfmfIDHQ4icD7o6r5mIqOdR9dA5xorhsQVSm6VGPcnmM1FAhuiAQjEC2@vger.kernel.org","X-Gm-Message-State":"AOJu0YzgDO5An5ZXSBOasydMgjJzcGG42IAbcUWsrj6C6mfW1QZ+YKvS\n\td5YSMd5pqpR6tJMi/h+bXnNQuT3CyG7tNlNL2INTfj5twN8vpu4TpKMaSC3cw+b/b2LLgX/TT0K\n\tg2drQkkFNKvNSB0Kc2gMeY0dwExkuIZqJ9MCk47+Cy3AMpV86IRpIGC1c+wIIZIV6A/s+MIr3","X-Gm-Gg":"AeBDievIV9Uw/0B6laQI5PSQLLFrC+DlqOf683r3jIwyBMv1l7EGAf+Xp+sQP5XwDjF\n\tuDQlK85vP0FJ2Aj+2tuMuAtK2uwAv7L9lUjUeu/gD3MLcah10d5z5SK+RPV/hKkJCtDU678yvsT\n\tTAWpUl8xLn9qXhtHxaijwnDWQnkz/aISKNE25BIhbYSVXBW92Pze/hjWLL/he1X8MgcujSyiALK\n\tCHJ1uZM/Bl7Ad0FwpUO9V2rcBW4mAXNvUndVzguyoP7cMCTrfSDek9Clhvt1toqer/ijUgVhHHp\n\tiWqQX09kEOjaFM5ZpAiVpvI3WxbJdfYAPGyezKnhSmMOku8PSwy5CTvjAfb+h4G9LpqR9YFWrpi\n\tQPfiFkryrDvfxBl90V08bYkmABoaYntxWnfSD","X-Received":["by 2002:a05:6871:14f:b0:409:5560:72f8 with SMTP id\n 586e51a60fabf-423e0a83ffbmr1348009fac.0.1775817374335;\n Fri, 10 Apr 2026 03:36:14 -0700 (PDT)","by 2002:a05:622a:998:b0:50d:830a:4213 with SMTP id\n d75a77b69052e-50dd5b2ef3dmr40856531cf.6.1775817017244;\n Fri, 10 Apr 2026 03:30:17 -0700 (PDT)"],"From":"Krzysztof Kozlowski ","To":"Linus Walleij ,\n Thierry Reding ,\n Jonathan Hunter , linux-gpio@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org","Cc":"Krzysztof Kozlowski ","Subject":"[PATCH] pinctrl: tegra: Enable easier compile testing","Date":"Fri, 10 Apr 2026 12:30:06 +0200","Message-ID":"<20260410103005.163128-2-krzysztof.kozlowski@oss.qualcomm.com>","X-Mailer":"git-send-email 2.51.0","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-Developer-Signature":"v=1; a=openpgp-sha256; l=3077;\n i=krzysztof.kozlowski@oss.qualcomm.com;\n h=from:subject; bh=w6re5Io0CJ7B07Xe/0cTaVsJ5qgW8GorXQNdVxXngbI=;\n b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp2NEtH9Vy05UJltYixEn2oehTQXIphYaeGfA+r\n +5Ipt0Nzw6JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCadjRLQAKCRDBN2bmhouD\n 1yiZD/43no+PrepP6PmvDUOietGLjwkW8PONa9GLnMLyQChbfFhWAhHtpSDg2nKddb6cM2b3qgg\n Qy+6pf+T8rjNSNASw2vGq4wORGeInI6GI4Kwc7TPq8ZRAFuqg+XDIT1xPrh8hWIQPUTCV4Y/Ib6\n RcUOnW9X7lY1HpC8eMNODyMHvdFE46jHmkYaOlg8NcOQinJos386mSAg2f5btCm+t1s9mzwaD7S\n oyZi4RV7BgGkhLypO1gv4Q5Erbn06aPlD5k3+5gxPmSRRlw9sSvkzWqb4WBelKqpefNRkjagz27\n MP47mFG/mhaYkoS+1bWJ1wU61AR/Pbfst0dWSXFncSQVcpEarYPRWl623m0JVQrnBQUx4SCZRis\n 3g0DolT9ahcUikElLFFhssLETfW3410A80IyVtnHnQDZkaFxVuOHVN8vPHaDvf6goeJfYy6hoxJ\n 9o6SMUuyrp1RhH2GDF/Fq48T+Aaka38cNnaw9dybUFaqnJNpDR/7QG4VVYotuhexqK9JRtdkdea\n mErzgzypJnCMUI4UH9i4Vpdi1LtqlvypsCZizd71H1OL1iVl4KMB8eONj8SNqw8/Di1s9zs8L2G\n ar1xWgU0n/IW0Quido9mHmVK7Xz1JiW0dcWcKJejZpa1VksujjAsZkco0GVhHcdJXTpYUNGCSr1\n ZKnfKn/KOf4/opw==","X-Developer-Key":"i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp;\n fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B","Content-Transfer-Encoding":"8bit","X-Proofpoint-GUID":"29_GSztwnzDjFQVqj2Nrk6smpX42J1fY","X-Authority-Analysis":"v=2.4 cv=b9aCJNGx c=1 sm=1 tr=0 ts=69d8d29f cx=c_pps\n a=nSjmGuzVYOmhOUYzIAhsAg==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8\n a=0Y4yGymzkYLnMTyDTW8A:9 a=1zu1i0D7hVQfj8NKfPKu:22","X-Proofpoint-ORIG-GUID":"29_GSztwnzDjFQVqj2Nrk6smpX42J1fY","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDEwMDA5OCBTYWx0ZWRfXzAPK69eqJxTe\n wEVVtQcxoTFIEOPrZ+0ZMPvEhsaIOQeP0fs1yofOKiv15OZu8hTGbyLNQF0yRgbnaYpF6o4KgY0\n SswphBPAu//XtzJJmv05aKET6MzGGHTcscumW/wov1W8AP3qv6HndqizvBV0Kj+mN70i/DSlCL7\n exzzpgORVekyEPArmvwPBRWQ7j2JWkZYqYnBTV3wI3bIVtV9BVn3Q4R0XlPBEX5s7MpIf/lONt3\n /pXgndU3WeOlEFK/E+Bzi2cAHUw+L0gbHZNpZu8nLHOIvTdE/Ow02GCXDUhRFpS0Jbe1A+zh1RG\n VF9/YOpDyg2xjC6ZWon/aPJlO1mlFuyJFHUNjggrgr2X1YjZ9meNCkTGNfA0QTQmu9CT7LSU+hO\n AsFINYixwSjctRB7cmBoDswON4YxDlED92KxQGZDBKxuk+Ylq9bmX9OPXZ1KDHWYKZb+A2Ysdbb\n TQRZApJl3RDjis9v11g==","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-10_03,2026-04-09_02,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n suspectscore=0 spamscore=0 impostorscore=0 adultscore=0 priorityscore=1501\n phishscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 clxscore=1015\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604100098"},"content":"Currently NVIDIA Tegra pin controller drivers cannot be compile tested,\nunless ARCH_TEGRA is selected. That partially defeats the purpose of\ncompile testing, since ARCH_TEGRA is pulled when building platform\nkernels. Solve it and allow compile testing independently of ARCH_TEGRA\nchoice which requires few less usual changes:\n\n1. Descent in Makefile in to drivers/pinctrl/tegra/ unconditionally,\n because there is no menu option.\n\n2. Depend on COMMON_CLK for PINCTRL_TEGRA20, because it uses\n clk_register_mux().\n\nSigned-off-by: Krzysztof Kozlowski \n\n---\n\nNot extensively compile tested yet. Pushing so LKP will pick it up. My\nbuild tests are still in progress.\n---\n drivers/pinctrl/Makefile | 2 +-\n drivers/pinctrl/tegra/Kconfig | 22 ++++++++++++----------\n 2 files changed, 13 insertions(+), 11 deletions(-)","diff":"diff --git a/drivers/pinctrl/Makefile b/drivers/pinctrl/Makefile\nindex f7d5d5f76d0c..9d33fa28a096 100644\n--- a/drivers/pinctrl/Makefile\n+++ b/drivers/pinctrl/Makefile\n@@ -93,7 +93,7 @@ obj-y\t\t\t\t+= starfive/\n obj-$(CONFIG_PINCTRL_STM32)\t+= stm32/\n obj-y\t\t\t\t+= sunplus/\n obj-$(CONFIG_PINCTRL_SUNXI)\t+= sunxi/\n-obj-$(CONFIG_ARCH_TEGRA)\t+= tegra/\n+obj-y\t\t\t\t+= tegra/\n obj-y\t\t\t\t+= ti/\n obj-$(CONFIG_PINCTRL_UNIPHIER)\t+= uniphier/\n obj-$(CONFIG_PINCTRL_VISCONTI)\t+= visconti/\ndiff --git a/drivers/pinctrl/tegra/Kconfig b/drivers/pinctrl/tegra/Kconfig\nindex 660d101ea367..3e8789871f0f 100644\n--- a/drivers/pinctrl/tegra/Kconfig\n+++ b/drivers/pinctrl/tegra/Kconfig\n@@ -1,43 +1,45 @@\n # SPDX-License-Identifier: GPL-2.0-only\n config PINCTRL_TEGRA\n-\tbool\n+\tbool \"NVIDIA Tegra pin controllers common\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINMUX\n \tselect PINCONF\n \n config PINCTRL_TEGRA20\n-\tbool\n+\tbool \"NVIDIA Tegra20 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n+\tdepends on COMMON_CLK\n \n config PINCTRL_TEGRA30\n-\tbool\n+\tbool \"NVIDIA Tegra30 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n \n config PINCTRL_TEGRA114\n-\tbool\n+\tbool \"NVIDIA Tegra114 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n \n config PINCTRL_TEGRA124\n-\tbool\n+\tbool \"NVIDIA Tegra124 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n \n config PINCTRL_TEGRA210\n-\tbool\n+\tbool \"NVIDIA Tegra210 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n \n config PINCTRL_TEGRA186\n-\tbool\n+\tbool \"NVIDIA Tegra186 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n \n config PINCTRL_TEGRA194\n-\tbool\n+\tbool \"NVIDIA Tegra194 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n \n config PINCTRL_TEGRA234\n-\tbool\n+\tbool \"NVIDIA Tegra234 pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n \tselect PINCTRL_TEGRA\n \n config PINCTRL_TEGRA_XUSB\n-\tdef_bool y if ARCH_TEGRA\n+\tbool \"NVIDIA Tegra XUSB pin controller\" if COMPILE_TEST && !ARCH_TEGRA\n+\tdefault y if ARCH_TEGRA\n \tselect GENERIC_PHY\n \tselect PINCONF\n \tselect PINMUX\n","prefixes":[]}