{"id":2220005,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2220005/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260406-eliza_pinctrl-v1-1-52fbf0ebc56c@oss.qualcomm.com/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/1.2/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260406-eliza_pinctrl-v1-1-52fbf0ebc56c@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-05T18:34:04","name":"pinctrl: qcom: Remove unused macro definitions","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"50a869aaf2b57fb08db194716e5a3f5e5de4fcb4","submitter":{"id":90731,"url":"http://patchwork.ozlabs.org/api/1.2/people/90731/?format=json","name":"Maulik Shah","email":"maulik.shah@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260406-eliza_pinctrl-v1-1-52fbf0ebc56c@oss.qualcomm.com/mbox/","series":[{"id":498802,"url":"http://patchwork.ozlabs.org/api/1.2/series/498802/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=498802","date":"2026-04-05T18:34:04","name":"pinctrl: qcom: Remove unused macro definitions","version":1,"mbox":"http://patchwork.ozlabs.org/series/498802/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2220005/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2220005/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n <linux-gpio+bounces-34690-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=cEsUHJrp;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=RykwAGam;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34690-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"cEsUHJrp\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"RykwAGam\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fph232MfPz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 06 Apr 2026 04:34:19 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 2D04630075C1\n\tfor <incoming@patchwork.ozlabs.org>; Sun,  5 Apr 2026 18:34:16 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 9AA0A2DCBF4;\n\tSun,  5 Apr 2026 18:34:14 +0000 (UTC)","from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 41C4E2494D8\n\tfor <linux-gpio@vger.kernel.org>; Sun,  5 Apr 2026 18:34:13 +0000 (UTC)","from pps.filterd (m0279862.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6355bqmX2752731\n\tfor <linux-gpio@vger.kernel.org>; Sun, 5 Apr 2026 18:34:12 GMT","from mail-pj1-f69.google.com (mail-pj1-f69.google.com\n [209.85.216.69])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4daudd2vhm-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Sun, 05 Apr 2026 18:34:12 +0000 (GMT)","by mail-pj1-f69.google.com with SMTP id\n 98e67ed59e1d1-35d9467e85aso2935944a91.0\n        for <linux-gpio@vger.kernel.org>;\n Sun, 05 Apr 2026 11:34:12 -0700 (PDT)","from hu-mkshah-hyd.qualcomm.com ([202.46.23.25])\n        by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35dbe5e1b9esm17556788a91.3.2026.04.05.11.34.08\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Sun, 05 Apr 2026 11:34:11 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775414054; cv=none;\n b=IPTkOqUceWoSHRydBJhDGMb1V1rQMsEUzwCqdNG7FlRumyLC1RxfuCYaGonAT45gjQ+jzEYEh46ohdORtgIg2I7xjbIgupVaeevuy9mA5b7OSOGwPpbS6If7EutIzssZN0AWeyWoW9pNwnnC3IOiWfYenK7ph/RapxLnm5lipag=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775414054; c=relaxed/simple;\n\tbh=rIHQYFQaf7Z31vVenFUwFs+dg0T61WDiFEUzAaHA7GI=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc;\n b=GEvZYFyCx2sTMhxPRfaclf7xi8HSg4Je9U09DOM6BYEMyVp60XZQfK8ATyqA9oqz7W42cWy2F9KVEjqYQSHGHqPfykvJgf2+evpo/goad/LbNwTkghQ6kvnyIC72AAuH3rky4kmTkWdKXg0+EMqWoCHHwNvvevdByQK3FPoBXEw=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=cEsUHJrp;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=RykwAGam; arc=none smtp.client-ip=205.220.168.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=qcppdkim1; bh=v+AeVjPxl1GLotUz/UVGgs\n\t9oc8hGdD/fRuAHzr1OtAc=; b=cEsUHJrpFopmprn9PCrFKVIvW479gojEIz3Ju6\n\t/JWs7kLjQXxs+M0F1hFBUdHXMLwOHddX3G70hy30lsK4EeWGZgL0Fc5QqDf9Tm9i\n\tfLgrPgbDKGRtiWnMrWREOH4Jv28XjFo62ecBIua+2vgIdqUGDy7QUjn6JLoEiK69\n\t9IAesTilKhlwZdoJtBFXAaCP0vJF3os/M3S/rx/ktZZrK81BTNUdKeSUPA5umYPz\n\tDPs1EeS06LQFmaXdqY6I9lPiZulqvi9BPLZDAZTc5yiA9wrjZkAIu9gZOkt6d0vu\n\tH3lLkjRju5ELjWqqqz9pgQUNqajn0ivL9ln98fBlxBZk3FFA==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1775414052; x=1776018852;\n darn=vger.kernel.org;\n        h=cc:to:message-id:content-transfer-encoding:mime-version:subject\n         :date:from:from:to:cc:subject:date:message-id:reply-to;\n        bh=v+AeVjPxl1GLotUz/UVGgs9oc8hGdD/fRuAHzr1OtAc=;\n        b=RykwAGambwTnrRnlRKVmfR/rh6dHysD2LkwjJcUr51X9+32bVEKJYl8rJ6vuoV+ja7\n         kqHKzybiYMsm1JQmIpe17zjPFbVdkgS0T9g14FWMtf2FS9Rtw3GoPqMFqEC0GbVRz9cx\n         0UjRYBSbjnASlUSBY45CX6ItmNR1BWDdPCBCh/gtcGa65mPniMIJkUxDm243hVbCoQfa\n         47E8hgwH8AjDEwsPL/Wy5Da5f8I1KkpysIrf+/c0Q+SOis7EHP2kofcRBxk9Z4hoQitS\n         mf0/6l/MbYsKvRpHPxBCerLfGEYpNgzGRhKEwpfCuW2Pa1eksv8vxluiCkQp9li/NWJR\n         Ld0w=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1775414052; x=1776018852;\n        h=cc:to:message-id:content-transfer-encoding:mime-version:subject\n         :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=v+AeVjPxl1GLotUz/UVGgs9oc8hGdD/fRuAHzr1OtAc=;\n        b=JCP7V7fBve1XaHzVc2keY9fbeCWgT83S5H8r4LWKDqatt6NtO27+l93JecoqPJMB4y\n         EQ5Dj+/bvv1Rcfgr/dOBJ/xwRQ6V99gBcEunri+BINnn/5ewVTMsCeMK17FU6eT8tRE4\n         83ZwAOAvm+xUGk5J5PmlP1XEmZKjlEALIIs5py8ltkpGBITCNFVPnNtQEaRNVSkQBdYZ\n         AeQVfGHzZSBhbaq0AzpN0Alv0OF0Bi+3VRx/wAgMu26CJTLlvr+BX5Cj5jz6QFyYw/Bz\n         GdswFL6fYaeBTAJGlj+baa5z8dS2zRTgAKLBJqXh9v9kawFhJBf4+uwbCWfy8i+5cTbh\n         qqIw==","X-Forwarded-Encrypted":"i=1;\n AJvYcCUM8cn+fAxyzO0AjQ9+/eMzT8Eelfq7pd3F94PU83Bdbs2bgjZfY59QlSsZgJ/0synHDyhqNQdHJALZ@vger.kernel.org","X-Gm-Message-State":"AOJu0YxthgDqd/1xiBlIvz4gPuMPqYYR9qhE9gwAWy23WBo/flXpyobR\n\t+j3dnWFDepptv8Zzk3pm0XMGkIjQKMZhw6Bi6mBVQzOt4Gr0wbTo6jGu8Mi2VwaZYnp1awa3iSh\n\t77+f3WcO1H0PsEyExLlnirg0R+6jCP5z+ycpyUIkD8Md9jMWDTU0hx064UQpP124K","X-Gm-Gg":"AeBDieuX6Kg+gRGERNsPLQMbfLY4QsG1RPA1zNCSz9ku++zd0tNXzmCGrpC30uBz4IY\n\tA+AWStusppDxSQWTGIOA45WXYmDQtAGUacbYgcYxj1+EvqIw/bmtoYXn5DPp74K8gOsctShcmyT\n\t+QwEEhkZwfAvneOqH5IN2CvPrKcvzbS2ncPAcNqndY75FTArnlXg/VkoA1YfdNTmnuPdMjRrA6C\n\tyahi+hqxvjydkyLN8077rib1hCi3DxgR/n3slgXBKALARUqMeZdPYMmbLWK2bzLZ/NLptEKaXp3\n\tdbrIcqbkHTm9YB0SCQdaktSU+c0a3wiLt4mLfWFJGR/updpuoJfzdqRGzgjVOl5jBcuzVU9MkNO\n\tFYaNydxTU65mGtpFCIP0MLlWw2ozosxCh6Gye1cP2tGoGJ2viqQ==","X-Received":["by 2002:a17:90b:510d:b0:35b:a3be:f1b6 with SMTP id\n 98e67ed59e1d1-35de68f7c0amr9250062a91.16.1775414051911;\n        Sun, 05 Apr 2026 11:34:11 -0700 (PDT)","by 2002:a17:90b:510d:b0:35b:a3be:f1b6 with SMTP id\n 98e67ed59e1d1-35de68f7c0amr9250042a91.16.1775414051382;\n        Sun, 05 Apr 2026 11:34:11 -0700 (PDT)"],"From":"Maulik Shah <maulik.shah@oss.qualcomm.com>","Date":"Mon, 06 Apr 2026 00:04:04 +0530","Subject":"[PATCH] pinctrl: qcom: Remove unused macro definitions","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260406-eliza_pinctrl-v1-1-52fbf0ebc56c@oss.qualcomm.com>","X-B4-Tracking":"v=1; b=H4sIABur0mkC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyDHUUlJIzE\n vPSU3UzU4B8JSMDIzMDEwNT3dSczKrE+ILMvOSSohxdYwujpBRjw2Tj1NQ0JaCegqLUtMwKsHn\n RsbW1AAM/zGFfAAAA","X-Change-ID":"20260405-eliza_pinctrl-382bd31c3eef","To":"Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>","Cc":"linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n        linux-kernel@vger.kernel.org,\n        Maulik Shah <maulik.shah@oss.qualcomm.com>","X-Mailer":"b4 0.14.2","X-Developer-Signature":"v=1; a=ed25519-sha256; t=1775414048; l=4084;\n i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id;\n bh=rIHQYFQaf7Z31vVenFUwFs+dg0T61WDiFEUzAaHA7GI=;\n b=QSMJt00zX1aFeziyuKMEVucMSkhPmMbziYVqU7O+MP5fC6AhPtm5CH1EPck2xpAT4UJMhet6H\n LboySXNusz6AqQmmUqPSGJ09MnSOBeyIGx1gxAorUDYvOCnmsy7jroz","X-Developer-Key":"i=maulik.shah@oss.qualcomm.com; a=ed25519;\n pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ=","X-Proofpoint-ORIG-GUID":"2YbYx6VDQrlc47GzT6WdHk4LSeo9abfB","X-Authority-Analysis":"v=2.4 cv=JZ2xbEKV c=1 sm=1 tr=0 ts=69d2ab24 cx=c_pps\n a=vVfyC5vLCtgYJKYeQD43oA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22\n a=EUspDBNiAAAA:8 a=Xb04hPqHog99820oH2IA:9 a=QEXdDO2ut3YA:10\n a=rl5im9kqc5Lf4LNbBjHf:22","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDA1MDE5MyBTYWx0ZWRfX/MVnZb/X0m/c\n uHw4cj4FnmnROORdoq31wr31GtHWOkSaPCc54sogttDvEHMTRs8NEhMV0i6k1gLXp5UTv1txX8+\n ZKPhRHmdAwc45V12AAJYCP1HIPNshHoR6VP0AhdYtzlK4YzCiaMvAb2MqAjmtUP5Tgl0efLBX2N\n bHobfDL1TTCdR8PtlPFvYQ6fN+Rb2F0Dbckd/zEM4eOvZa56zpkcnsN3+qvt0k8W2u/HevYlawI\n haNyXUuODofGWq5+qF1JfO6FHFweTzvPIOVQ8F27EeQ7wWd4HuXphPKVCpmucanMbpHf2R8v8Pz\n VRPpXMfoMVhLRVZbrOsby4QAUKbp3OvWutzwO0YlJWFACJXlzGVlgZDpHP5aC0m72n1cudjaIkd\n 9OojVEcP7TxN+k7kiQfMwLXXX/Pc1c4dquuqCPYtPAUQSPKIFvXWy9uh2+TMg/SAC2i6xgeLzdI\n D9vICAfO1wovN6wt3dw==","X-Proofpoint-GUID":"2YbYx6VDQrlc47GzT6WdHk4LSeo9abfB","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-05_06,2026-04-03_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n impostorscore=0 clxscore=1015 malwarescore=0 suspectscore=0 adultscore=0\n priorityscore=1501 lowpriorityscore=0 spamscore=0 bulkscore=0 phishscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604050193"},"content":"Remove SDC_QDSD_PINGROUP, QUP_I3C and UFS_RESET macros as on some\nplatforms they are unused.\n\nNo functional impact.\n\nSigned-off-by: Maulik Shah <maulik.shah@oss.qualcomm.com>\n---\n drivers/pinctrl/qcom/pinctrl-eliza.c   | 25 -------------------------\n drivers/pinctrl/qcom/pinctrl-qcm2290.c | 24 ------------------------\n drivers/pinctrl/qcom/pinctrl-qdu1000.c |  6 ------\n drivers/pinctrl/qcom/pinctrl-sm4450.c  |  7 -------\n 4 files changed, 62 deletions(-)\n\n\n---\nbase-commit: 2febe6e6ee6e34c7754eff3c4d81aa7b0dcb7979\nchange-id: 20260405-eliza_pinctrl-382bd31c3eef\n\nBest regards,","diff":"diff --git a/drivers/pinctrl/qcom/pinctrl-eliza.c b/drivers/pinctrl/qcom/pinctrl-eliza.c\nindex 1a2e6461a69b8e7c0ffaeb15b0c20bccffc51410..4c941cbd4a12736e3ec135066a229227875f16b2 100644\n--- a/drivers/pinctrl/qcom/pinctrl-eliza.c\n+++ b/drivers/pinctrl/qcom/pinctrl-eliza.c\n@@ -55,31 +55,6 @@\n \t\t.intr_detection_width = 2,\t\\\n \t}\n \n-#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n-\t{\t\t\t\t\t        \\\n-\t\t.grp = PINCTRL_PINGROUP(#pg_name,\t\\\n-\t\t\tpg_name##_pins,\t\t\t\\\n-\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n-\t\t.ctl_reg = ctl,\t\t\t\t\\\n-\t\t.io_reg = 0,\t\t\t\t\\\n-\t\t.intr_cfg_reg = 0,\t\t\t\\\n-\t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n-\t\t.mux_bit = -1,\t\t\t\t\\\n-\t\t.pull_bit = pull,\t\t\t\\\n-\t\t.drv_bit = drv,\t\t\t\t\\\n-\t\t.oe_bit = -1,\t\t\t\t\\\n-\t\t.in_bit = -1,\t\t\t\t\\\n-\t\t.out_bit = -1,\t\t\t\t\\\n-\t\t.intr_enable_bit = -1,\t\t\t\\\n-\t\t.intr_status_bit = -1,\t\t\t\\\n-\t\t.intr_target_bit = -1,\t\t\t\\\n-\t\t.intr_raw_status_bit = -1,\t\t\\\n-\t\t.intr_polarity_bit = -1,\t\t\\\n-\t\t.intr_detection_bit = -1,\t\t\\\n-\t\t.intr_detection_width = -1,\t\t\\\n-\t}\n-\n #define UFS_RESET(pg_name, ctl, io)\t\t\t\\\n \t{\t\t\t\t\t        \\\n \t\t.grp = PINCTRL_PINGROUP(#pg_name,\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qcm2290.c b/drivers/pinctrl/qcom/pinctrl-qcm2290.c\nindex 38200957451e1975b7215eae6a2d10329a30a57d..1c6d0e0b7ddb785b36febc4efdecbc84a27408ec 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qcm2290.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qcm2290.c\n@@ -77,30 +77,6 @@\n \t\t.intr_detection_width = -1,\t\t\\\n \t}\n \n-#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n-\t{\t\t\t\t\t        \\\n-\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n-\t\t\tpg_name##_pins, \t\t\\\n-\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n-\t\t.ctl_reg = offset,\t\t\t\\\n-\t\t.io_reg = offset + 0x4,\t\t\t\\\n-\t\t.intr_cfg_reg = 0,\t\t\t\\\n-\t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n-\t\t.mux_bit = -1,\t\t\t\t\\\n-\t\t.pull_bit = 3,\t\t\t\t\\\n-\t\t.drv_bit = 0,\t\t\t\t\\\n-\t\t.oe_bit = -1,\t\t\t\t\\\n-\t\t.in_bit = -1,\t\t\t\t\\\n-\t\t.out_bit = 0,\t\t\t\t\\\n-\t\t.intr_enable_bit = -1,\t\t\t\\\n-\t\t.intr_status_bit = -1,\t\t\t\\\n-\t\t.intr_target_bit = -1,\t\t\t\\\n-\t\t.intr_raw_status_bit = -1,\t\t\\\n-\t\t.intr_polarity_bit = -1,\t\t\\\n-\t\t.intr_detection_bit = -1,\t\t\\\n-\t\t.intr_detection_width = -1,\t\t\\\n-\t}\n static const struct pinctrl_pin_desc qcm2290_pins[] = {\n \tPINCTRL_PIN(0, \"GPIO_0\"),\n \tPINCTRL_PIN(1, \"GPIO_1\"),\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qdu1000.c b/drivers/pinctrl/qcom/pinctrl-qdu1000.c\nindex 7c535698a780041c2660c08d22146c8d700ce081..c9431bcdd4b499e035f48498e822fe20ecc98d0e 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qdu1000.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qdu1000.c\n@@ -102,12 +102,6 @@\n \t\t.intr_detection_width = -1,\t\t\\\n \t}\n \n-#define QUP_I3C(qup_mode, qup_offset)\t\t\t\\\n-\t{\t\t\t\t\t\t\\\n-\t\t.mode = qup_mode,\t\t\t\\\n-\t\t.offset = qup_offset,\t\t\t\\\n-\t}\n-\n static const struct pinctrl_pin_desc qdu1000_pins[] = {\n \tPINCTRL_PIN(0, \"GPIO_0\"),\n \tPINCTRL_PIN(1, \"GPIO_1\"),\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm4450.c b/drivers/pinctrl/qcom/pinctrl-sm4450.c\nindex d51e271e336101796b75d64e56f573f3547f1121..bb4e2c7714e3fefbd47a9dbfaaef542d19555675 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm4450.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm4450.c\n@@ -102,13 +102,6 @@\n \t\t.intr_detection_width = -1,\t\t\\\n \t}\n \n-#define QUP_I3C(qup_mode, qup_offset)\t\t\t\\\n-\t{\t\t\t\t\t\t\\\n-\t\t.mode = qup_mode,\t\t\t\\\n-\t\t.offset = qup_offset,\t\t\t\\\n-\t}\n-\n-\n static const struct pinctrl_pin_desc sm4450_pins[] = {\n \tPINCTRL_PIN(0, \"GPIO_0\"),\n \tPINCTRL_PIN(1, \"GPIO_1\"),\n","prefixes":[]}