{"id":831037,"url":"http://patchwork.ozlabs.org/api/1.2/covers/831037/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-imx/cover/1509073651-23730-1-git-send-email-shawnguo@kernel.org/","project":{"id":19,"url":"http://patchwork.ozlabs.org/api/1.2/projects/19/?format=json","name":"Linux IMX development","link_name":"linux-imx","list_id":"linux-imx-kernel.lists.patchwork.ozlabs.org","list_email":"linux-imx-kernel@lists.patchwork.ozlabs.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1509073651-23730-1-git-send-email-shawnguo@kernel.org>","list_archive_url":null,"date":"2017-10-27T03:07:29","name":"[v4,0/2] Add Combo PHY driver for HiSilicon STB SoCs","submitter":{"id":66396,"url":"http://patchwork.ozlabs.org/api/1.2/people/66396/?format=json","name":"Shawn Guo","email":"shawnguo@kernel.org"},"mbox":"http://patchwork.ozlabs.org/project/linux-imx/cover/1509073651-23730-1-git-send-email-shawnguo@kernel.org/mbox/","series":[{"id":10482,"url":"http://patchwork.ozlabs.org/api/1.2/series/10482/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-imx/list/?series=10482","date":"2017-10-27T03:07:29","name":"Add Combo PHY driver for HiSilicon STB SoCs","version":4,"mbox":"http://patchwork.ozlabs.org/series/10482/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/831037/comments/","headers":{"Return-Path":"","X-Original-To":"incoming-imx@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-imx@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.infradead.org\n\t(client-ip=65.50.211.133; helo=bombadil.infradead.org;\n\tenvelope-from=linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org\n\theader.b=\"WueMKL5j\"; dkim-atps=neutral","mail.kernel.org;\n\tdmarc=none (p=none dis=none) header.from=kernel.org","mail.kernel.org;\n\tspf=none smtp.mailfrom=shawnguo@kernel.org"],"Received":["from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3yNTN62ZWXz9t2x\n\tfor ;\n\tFri, 27 Oct 2017 14:08:22 +1100 (AEDT)","from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1e7v0L-0007FB-F9; Fri, 27 Oct 2017 03:08:17 +0000","from mail.kernel.org ([198.145.29.99])\n\tby bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux))\n\tid 1e7v0I-0007Bf-0u for linux-arm-kernel@lists.infradead.org;\n\tFri, 27 Oct 2017 03:08:15 +0000","from localhost.localdomain (unknown [104.237.91.22])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby mail.kernel.org (Postfix) with ESMTPSA id 0CC8C21923;\n\tFri, 27 Oct 2017 03:07:49 +0000 (UTC)"],"DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe:\n\tList-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:Message-Id:Date:\n\tSubject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date:\n\tResent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:\n\tReferences:List-Owner; bh=ng11qrN5qeU9smmtwsPQxwUpNmf+vMSPOX0BJQCgXNY=;\n\tb=Wue\n\tMKL5jO7hQc5SKCnVZXDdQ+8ZHHQpCa3SLAo6jbgWrg72NuZ35yNFyC7UO6/V5VUXAeB3Oi+OzYp4n\n\tezrFFn+xgYjaY2YriURYNL1ieb/bAD+46Gaxzal9j5oTUtsbuL63XXQ+GACt807OsU7eRMOg0oD5A\n\teLkbN/N5uOuXFyT7IXqtq8Ca0e32mz9lNSsyFtIlISkCFYBPkHsmkd5Ijn1Ds8HdBPwKFYMVAz/rR\n\taQcB8WglhDgDnSsKkBmdEweIjT5DlLzykSp213Qa4mmWjSKJnIqyVLYQ4bfxCtotNxN854cMVXZpd\n\tO95AswTFN0qX+Nvf1HMHce7ei3oSQCg==;","DMARC-Filter":"OpenDMARC Filter v1.3.2 mail.kernel.org 0CC8C21923","From":"Shawn Guo ","To":"Kishon Vijay Abraham I ","Subject":"[PATCH v4 0/2] Add Combo PHY driver for HiSilicon STB SoCs","Date":"Fri, 27 Oct 2017 11:07:29 +0800","Message-Id":"<1509073651-23730-1-git-send-email-shawnguo@kernel.org>","X-Mailer":"git-send-email 1.9.1","X-CRM114-Version":"20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ","X-CRM114-CacheID":"sfid-20171026_200814_148862_E85F7A93 ","X-CRM114-Status":"GOOD ( 13.45 )","X-Spam-Score":"-6.9 (------)","X-Spam-Report":"SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details: (-6.9 points)\n\tpts rule name description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-5.0 RCVD_IN_DNSWL_HI RBL: Sender listed at http://www.dnswl.org/,\n\thigh trust [198.145.29.99 listed in list.dnswl.org]\n\t-0.0 RP_MATCHES_RCVD Envelope sender domain matches handover relay\n\tdomain\n\t-1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]","X-BeenThere":"linux-arm-kernel@lists.infradead.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Cc":"devicetree@vger.kernel.org, Jiancheng Xue , \n\tRob Herring , Jianguo Sun , \n\tShawn Guo , linux-arm-kernel@lists.infradead.org","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"us-ascii\"","Content-Transfer-Encoding":"7bit","Sender":"\"linux-arm-kernel\" ","Errors-To":"linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org","List-Id":"linux-imx-kernel.lists.patchwork.ozlabs.org"},"content":"From: Shawn Guo \n\nIt adds device tree bindings and driver support for Combo PHY device\nwhich can be found on HiSilicon STB SoCs.\n\nChanges for v4:\n - Instead of relying on device id, add a new property\n hisilicon,fixed-mode\n for combphy device that doesn't support mode select but a fixed phy\n mode.\n - Move combphy mode select register bits definition to device tree, as\n it may vary from one device to another.\n\nChanges for v3:\n - Make combphy device be child of peripheral controller and use 'reg'\n property for mapping combphy configuration registers.\n - Kill \"hisilicon,peripheral-syscon\" property, since parent node is\n just the syscon controller now.\n - Check combphy id to handle the quirk that combphy0 can not configure\n mode but always works in USB3 mode.\n - Unify phy .init and .exit hooks for different combphy instances and\n work modes, as the only quirk we need to handle is that combphy0 can\n only work in USB3 mode.\n - Better naming for clock and reset, 'ref' to 'ref_clk', 'por' to\n 'por_rst'.\n\nChanges for v2:\n - Move DT bindings into a separate patch.\n - Drop the spurious newline from drivers/phy/Makefile.\n - Use the phy type defines in dt-bindings/phy/phy.h.\n - Use PTR_ERR_OR_ZERO() for checking return from\n devm_of_phy_provider_register().\n - Add USB3 phy support.\n\nJianguo Sun (2):\n dt-bindings: add bindings doc for hi3798cv200 combphy\n phy: add combo phy driver for HiSilicon STB SoCs\n\n .../bindings/phy/phy-hi3798cv200-combphy.txt | 57 ++++\n drivers/phy/hisilicon/Kconfig | 9 +\n drivers/phy/hisilicon/Makefile | 1 +\n drivers/phy/hisilicon/phy-histb-combphy.c | 289 +++++++++++++++++++++\n 4 files changed, 356 insertions(+)\n create mode 100644 Documentation/devicetree/bindings/phy/phy-hi3798cv200-combphy.txt\n create mode 100644 drivers/phy/hisilicon/phy-histb-combphy.c"}