{"id":2235221,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2235221/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/cover/20260508034912.4082520-1-rkannoth@marvell.com/","project":{"id":46,"url":"http://patchwork.ozlabs.org/api/1.2/projects/46/?format=json","name":"Intel Wired Ethernet development","link_name":"intel-wired-lan","list_id":"intel-wired-lan.osuosl.org","list_email":"intel-wired-lan@osuosl.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260508034912.4082520-1-rkannoth@marvell.com>","list_archive_url":null,"date":"2026-05-08T03:49:03","name":"[v12,net-next,0/9] octeontx2-af: npc: Enhancements.","submitter":{"id":86908,"url":"http://patchwork.ozlabs.org/api/1.2/people/86908/?format=json","name":"Ratheesh Kannoth","email":"rkannoth@marvell.com"},"mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/cover/20260508034912.4082520-1-rkannoth@marvell.com/mbox/","series":[{"id":503453,"url":"http://patchwork.ozlabs.org/api/1.2/series/503453/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/list/?series=503453","date":"2026-05-08T03:49:12","name":"octeontx2-af: npc: Enhancements.","version":12,"mbox":"http://patchwork.ozlabs.org/series/503453/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2235221/comments/","headers":{"Return-Path":"<intel-wired-lan-bounces@osuosl.org>","X-Original-To":["incoming@patchwork.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Delivered-To":["patchwork-incoming@legolas.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=osuosl.org header.i=@osuosl.org header.a=rsa-sha256\n header.s=default header.b=n0/2h+bG;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=osuosl.org\n (client-ip=140.211.166.137; helo=smtp4.osuosl.org;\n envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from smtp4.osuosl.org (smtp4.osuosl.org [140.211.166.137])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gC3F20KRfz1yCg\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 09 May 2026 08:09:26 +1000 (AEST)","from localhost (localhost [127.0.0.1])\n\tby smtp4.osuosl.org (Postfix) with ESMTP id BC291410EA;\n\tFri,  8 May 2026 22:09:19 +0000 (UTC)","from smtp4.osuosl.org ([127.0.0.1])\n by localhost (smtp4.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id UqHhr0xP-55u; Fri,  8 May 2026 22:09:14 +0000 (UTC)","from lists1.osuosl.org (lists1.osuosl.org [140.211.166.142])\n\tby smtp4.osuosl.org (Postfix) with ESMTP id E921D410EC;\n\tFri,  8 May 2026 22:09:13 +0000 (UTC)","from smtp2.osuosl.org (smtp2.osuosl.org [140.211.166.133])\n by lists1.osuosl.org (Postfix) with ESMTP id B7B12358\n for <intel-wired-lan@lists.osuosl.org>; Fri,  8 May 2026 04:07:51 +0000 (UTC)","from localhost (localhost [127.0.0.1])\n by smtp2.osuosl.org (Postfix) with ESMTP id B56ED409D6\n for <intel-wired-lan@lists.osuosl.org>; Fri,  8 May 2026 04:07:51 +0000 (UTC)","from smtp2.osuosl.org ([127.0.0.1])\n by localhost (smtp2.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id yhiD_hHZ8SG7 for <intel-wired-lan@lists.osuosl.org>;\n Fri,  8 May 2026 04:07:50 +0000 (UTC)","from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by smtp2.osuosl.org (Postfix) with ESMTPS id A974E404A0\n for <intel-wired-lan@lists.osuosl.org>; Fri,  8 May 2026 04:07:50 +0000 (UTC)","from pps.filterd (m0431383.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 647NVKu02841680; Thu, 7 May 2026 20:49:30 -0700","from dc6wp-exch02.marvell.com ([4.21.29.225])\n by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 4e14g0gjd3-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n Thu, 07 May 2026 20:49:30 -0700 (PDT)","from DC6WP-EXCH02.marvell.com (10.76.176.209) by\n DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1544.25; Thu, 7 May 2026 20:49:29 -0700","from maili.marvell.com (10.69.176.80) by DC6WP-EXCH02.marvell.com\n (10.76.176.209) with Microsoft SMTP Server id 15.2.1544.25 via Frontend\n Transport; Thu, 7 May 2026 20:49:29 -0700","from rkannoth-OptiPlex-7090.. (unknown [10.28.36.165])\n by maili.marvell.com (Postfix) with ESMTP id 840263F7041;\n Thu,  7 May 2026 20:49:18 -0700 (PDT)"],"X-Virus-Scanned":["amavis at osuosl.org","amavis at osuosl.org"],"X-Comment":"SPF check N/A for local connections - client-ip=140.211.166.142;\n helo=lists1.osuosl.org; envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=<UNKNOWN> ","DKIM-Filter":["OpenDKIM Filter v2.11.0 smtp4.osuosl.org E921D410EC","OpenDKIM Filter v2.11.0 smtp2.osuosl.org A974E404A0"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=osuosl.org;\n\ts=default; t=1778278154;\n\tbh=uLHzQyOPEJEJGkFH5l7eU5xubxmYqwO7MmVfMNTLNB4=;\n\th=From:To:CC:Date:Subject:List-Id:List-Unsubscribe:List-Archive:\n\t List-Post:List-Help:List-Subscribe:From;\n\tb=n0/2h+bGj9sNJQIVX+HXOKwp+/W/ELBBvuXuEc5z0mbnasQTLSGtnjh/dBtk3KvVI\n\t PXrlwdBx8y0it9gVHof3kzHkE6p3rPCynrtFO5IrcMlZVfdfGVI3A2wROnFnQ8sCRJ\n\t 8dio6bF9fTcGLcb+7QRifZ4jE12JoYC5mWx9h4VZcYdejZ6FFjqTwDRa2VB/5nJ7pX\n\t VkDN+pieoLdYV9SNO4geqy/ASd/ff2Ihqh2f+B7pFESBWNXSnkK+LVLMuxqzxFBqN3\n\t CmzBlGWvKp5drfkA7702xPfHeadMUd1A2iOxGSFw+uygAfRlMOyiNlG55Mz/0qTcRU\n\t uNnndkNx6864w==","Received-SPF":"Pass (mailfrom) identity=mailfrom; client-ip=67.231.156.173;\n helo=mx0b-0016f401.pphosted.com;\n envelope-from=prvs=65883a0750=rkannoth@marvell.com; receiver=<UNKNOWN>","DMARC-Filter":"OpenDMARC Filter v1.4.2 smtp2.osuosl.org A974E404A0","From":"Ratheesh Kannoth <rkannoth@marvell.com>","To":"<intel-wired-lan@lists.osuosl.org>, <linux-kernel@vger.kernel.org>,\n <linux-rdma@vger.kernel.org>, <netdev@vger.kernel.org>,\n <oss-drivers@corigine.com>","CC":"<akiyano@amazon.com>, <andrew+netdev@lunn.ch>,\n <anthony.l.nguyen@intel.com>, <arkadiusz.kubalewski@intel.com>,\n <brett.creeley@amd.com>, <darinzon@amazon.com>, <davem@davemloft.net>,\n <donald.hunter@gmail.com>, <edumazet@google.com>, <horms@kernel.org>,\n <idosch@nvidia.com>, <ivecera@redhat.com>, <jiri@resnulli.us>,\n <kuba@kernel.org>, <leon@kernel.org>, <mbloch@nvidia.com>,\n <michael.chan@broadcom.com>, <pabeni@redhat.com>,\n <pavan.chebbi@broadcom.com>, <petrm@nvidia.com>,\n <Prathosh.Satish@microchip.com>, <przemyslaw.kitszel@intel.com>,\n <saeedm@nvidia.com>, <sgoutham@marvell.com>, <tariqt@nvidia.com>,\n <vadim.fedorenko@linux.dev>, Ratheesh Kannoth <rkannoth@marvell.com>","Date":"Fri, 8 May 2026 09:19:03 +0530","Message-ID":"<20260508034912.4082520-1-rkannoth@marvell.com>","X-Mailer":"git-send-email 2.43.0","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-Proofpoint-ORIG-GUID":"5XpSRK9UP1TGNbEpxu0D60bRyAkmyrqH","X-Authority-Analysis":"v=2.4 cv=bMUm5v+Z c=1 sm=1 tr=0 ts=69fd5d4a cx=c_pps\n a=gIfcoYsirJbf48DBMSPrZA==:117 a=gIfcoYsirJbf48DBMSPrZA==:17\n a=NGcC8JguVDcA:10 a=VkNPw1HP01LnGYTKEx00:22 a=l0iWHRpgs5sLHlkKQ1IR:22\n a=qit2iCtTFQkLgVSMPQTB:22 a=VwQbUJbxAAAA:8 a=M5GUcnROAAAA:8\n a=1rdZWFfAsYpIarNArpIA:9 a=OBjm3rFKGHvpk9ecZwUJ:22","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNTA4MDAzMyBTYWx0ZWRfX0obWHJ2emugt\n AVXQQfpG3hallSw2k2v/eUGF6kBD7WYzN8Lr4L6Irl7LfI/sE30VAU2mICRbFYQR7BNYdMInfng\n HU4AbGcGedhuppQHjgYeoRMUpC5IRxbKDcLkUwcmpPuIW2gvw3wDA6CJkVXSnRTqhAPhyP1BvGy\n f0p+ntvnehab0AmLR2sJt9BFcKZuOjq1PLX/kkfBxSdGj6+rEYNUfuy2mBGW308fSIfp/Q8h/ns\n JFoTihTjxTz37k8oKBK+s9Vj8HLz5FoV5Ck/4JfXbgMMgQCRqRakq4F/861JoxE2/3J9iKSlcdG\n poos7BYGByATjXTeOkYwipaVT3Rld2Zkv0uhYF5n6Sg3dQP2e+uPZCIrlyxo0ZC8fKUn7TrekRB\n GJHwmn348ljWKp8DFmNtXIIctRGib6SZH8ZRJvhmd3I5MTeA7vYAmSYVg6tGlrsGchYx/m/GUep\n saBw3cCgXm4Gw1rKKuQ==","X-Proofpoint-GUID":"5XpSRK9UP1TGNbEpxu0D60bRyAkmyrqH","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-05-07_02,2026-05-06_01,2025-10-01_01","X-Mailman-Approved-At":"Fri, 08 May 2026 22:09:04 +0000","X-Mailman-Original-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=marvell.com; h=\n cc:content-transfer-encoding:content-type:date:from:message-id\n :mime-version:subject:to; s=pfpt0220; bh=uLHzQyOPEJEJGkFH5l7eU5x\n ubxmYqwO7MmVfMNTLNB4=; b=Ua0S++r0z8AicZemFOkhatok6BTIgGAzvWmBC/O\n 4/OgIAlOKfGewnxyFd6OARXp2nnBuse44bfnDS2rP/QouO34gALJA2fN+5nHgBtq\n PVvAL8mdSbT4aX8L49a6auT/oGFeUfF27ztmq7Sbp4jZvRViClKcys/UCG4ZqR8p\n 9nyoCNpX/pVNC2rbA6HrSw22dC05JJZb2KdDLP3RLxakKAjWbdutvgVIywzhh6BX\n FZ4LP+ZewXcqhCZV5u4QoN9EGwX8PV3B/V+dnt7F1kTNDTUi5ilNG7ibTBeK8uEH\n 3hA+WwV062FlrdieqEDpU6yyJW29ukHmRdchR0MOD6Lr7hA==","X-Mailman-Original-Authentication-Results":["smtp2.osuosl.org;\n dmarc=pass (p=none dis=none)\n header.from=marvell.com","smtp2.osuosl.org;\n dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com\n header.a=rsa-sha256 header.s=pfpt0220 header.b=Ua0S++r0"],"Subject":"[Intel-wired-lan] [PATCH v12 net-next 0/9] octeontx2-af: npc:\n Enhancements.","X-BeenThere":"intel-wired-lan@osuosl.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Intel Wired Ethernet Linux Kernel Driver Development\n <intel-wired-lan.osuosl.org>","List-Unsubscribe":"<https://lists.osuosl.org/mailman/options/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=unsubscribe>","List-Archive":"<http://lists.osuosl.org/pipermail/intel-wired-lan/>","List-Post":"<mailto:intel-wired-lan@osuosl.org>","List-Help":"<mailto:intel-wired-lan-request@osuosl.org?subject=help>","List-Subscribe":"<https://lists.osuosl.org/mailman/listinfo/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=subscribe>","Errors-To":"intel-wired-lan-bounces@osuosl.org","Sender":"\"Intel-wired-lan\" <intel-wired-lan-bounces@osuosl.org>"},"content":"This series extends Marvell octeontx2-af support for CN20K NPC (MCAM\ndebuggability, allocation policy, default-rule lifetime, optional KPU\nprofiles from firmware files, X2/X4 MCAM keyword handling in flows and\ndefaults, and dynamic CN20K NPC private state), adds a devlink mechanism\nfor multi-value parameters, and adjusts devlink param netlink helpers\nand mlx5 so stack usage stays within -Wframe-larger-than limits once union\ndevlink_param_value grows.\n\nPatch 1 improves CN20K MCAM visibility in debugfs: mcam_layout marks\nenabled entries, dstats reports per-entry hit deltas, and mismatch lists\nenabled entries without a PF mapping. MCAM enable state is tracked in a\nbitmap updated from the CN20K enable path.\n\nPatch 2 reduces stack usage in mlx5e_pcie_cong_get_thresh_config() by\nreusing a single union devlink_param_value and a local result struct\ninstead of holding a large array of unions on the stack, so the helper\nstays under the frame-size warning limit as the union grows (patches 3-4).\n\nPatch 3 changes devlink_nl_param_value_put() and\ndevlink_nl_param_value_fill_one() to pass union devlink_param_value by\npointer instead of by value. Passing two copies of the union by value in\nthe param netlink path consumes over 500 bytes of argument stack and risks\nCONFIG_FRAME_WARN as the union grows beyond its historical size (patch 4).\n\nPatch 4 (Saeed) introduces DEVLINK_PARAM_TYPE_U64_ARRAY and nested\nDEVLINK_ATTR_PARAM_VALUE_DATA attributes so drivers and user space can\nexchange bounded u64 arrays; YAML, uapi, and netlink validation are\nupdated.\n\nPatch 5 adds a runtime devlink parameter srch_order to reorder CN20K\nsubbank search during MCAM allocation.\n\nPatch 6 ties default MCAM entries to NIX LF alloc/free on CN20K, adds\nNIX_LF_DONT_FREE_DFT_IDXS for PF teardown paths that must not drop default\nNPC indexes while the driver still owns state, and tightens nix_lf_alloc\nerror propagation.\n\nPatch 7 allows loading a custom KPU profile from /lib/firmware/kpu via\nmodule parameter kpu_profile, with cam2 / ptype_mask wiring and helpers\nthat share firmware-sourced vs filesystem-sourced profile layouts.\n\nPatch 8 makes default-rule allocation, AF flow install, and PF-side RSS,\ndefaults, and ethtool flows respect the active CN20K MCAM keyword width\n(X2 vs X4), including X4 reference-index masking and -EOPNOTSUPP when a\nflow needs X4 keys on an X2-only profile.\n\nPatch 9 replaces file-scope npc_priv and static dstats with allocation\nsized from discovered bank/subbank geometry, threads npc_priv_get()\nthrough CN20K NPC paths, and allocates dstats via devm_kzalloc for the\ndebugfs helper.\n\nThe mlx5 change sits immediately before the devlink patches so the series\napplies cleanly and stays warning-free when built incrementally;\npass-by-pointer precedes the U64 array type so helpers are not copying an\neven larger union by value. The CN20K patches keep srch_order ahead of\nNIX LF coordination, KPU-from-filesystem, X2/X4 handling, and the npc_priv\nrefactor that touches the same files heavily.\n\nRatheesh Kannoth (8):\n  octeontx2-af: npc: cn20k: debugfs enhancements\n  net/mlx5e: trim stack use in PCIe congestion threshold helper\n  devlink: pass param values by pointer\n  octeontx2-af: npc: cn20k: add subbank search order control\n  octeontx2: cn20k: Coordinate default rules with NIX LF lifecycle\n  octeontx2-af: npc: Support for custom KPU profile from filesystem\n  octeontx2: cn20k: Respect NPC MCAM X2/X4 profile in flows and DFT\n    alloc\n  octeontx2-af: npc: cn20k: Allocate npc_priv and dstats dynamically.\n\nSaeed Mahameed (1):\n  devlink: Implement devlink param multi attribute nested data values\n\n Documentation/netlink/specs/devlink.yaml          |   4 +\n drivers/dpll/zl3073x/devlink.c                    |   6 ++-\n drivers/net/ethernet/amazon/ena/ena_devlink.c     |   8 ++-\n drivers/net/ethernet/amd/pds_core/core.h          |   2 ++-\n drivers/net/ethernet/amd/pds_core/devlink.c       |   2 ++-\n drivers/net/ethernet/broadcom/bnxt/bnxt_devlink.c |   6 ++-\n drivers/net/ethernet/intel/ice/devlink/devlink.c  |  30 ++-\n .../ethernet/marvell/octeontx2/af/cn20k/debugfs.c | 175 ++++-\n .../net/ethernet/marvell/octeontx2/af/cn20k/npc.c | 545 ++++++++-----\n .../net/ethernet/marvell/octeontx2/af/cn20k/npc.h |  13 +++-\n drivers/net/ethernet/marvell/octeontx2/af/mbox.h  |   1 +\n drivers/net/ethernet/marvell/octeontx2/af/npc.h   |  17 +\n drivers/net/ethernet/marvell/octeontx2/af/rvu.h   |  12 ++-\n ...et/ethernet/marvell/octeontx2/af/rvu_devlink.c | 114 ++-\n ...rs/net/ethernet/marvell/octeontx2/af/rvu_nix.c |  69 ++-\n ...rs/net/ethernet/marvell/octeontx2/af/rvu_npc.c | 478 +++++++++--\n ...rs/net/ethernet/marvell/octeontx2/af/rvu_npc.h |  17 +\n ...net/ethernet/marvell/octeontx2/af/rvu_npc_fs.c |  12 +++-\n ...rs/net/ethernet/marvell/octeontx2/af/rvu_reg.h |   1 +\n .../ethernet/marvell/octeontx2/nic/otx2_devlink.c |   4 ++-\n ...et/ethernet/marvell/octeontx2/nic/otx2_flows.c |  48 ++-\n ...s/net/ethernet/marvell/octeontx2/nic/otx2_pf.c |   6 +--\n drivers/net/ethernet/mellanox/mlx4/main.c         |  14 ++-\n drivers/net/ethernet/mellanox/mlx5/core/devlink.c |  72 ++-\n ...hernet/mellanox/mlx5/core/en/pcie_cong_event.c |  36 ++-\n ...ethernet/mellanox/mlx5/core/eswitch_offloads.c |   2 ++-\n drivers/net/ethernet/mellanox/mlx5/core/fs_core.c |   4 ++-\n ...net/ethernet/mellanox/mlx5/core/lib/nv_param.c |  12 ++-\n drivers/net/ethernet/mellanox/mlxsw/core.c        |   8 ++-\n ...ers/net/ethernet/netronome/nfp/devlink_param.c |   6 ++-\n drivers/net/netdevsim/dev.c                       |   4 ++-\n include/net/devlink.h                             |  12 ++-\n include/uapi/linux/devlink.h                      |   1 +\n net/devlink/netlink_gen.c                         |   2 +\n net/devlink/param.c                               | 120 ++-\n\n 35 files changed, 1315 insertions(+), 548 deletions(-)\n\n--\n\nv11 -> v12: Addressed Paolo,Jiri comments.\n\thttps://lore.kernel.org/netdev/20260409025055.1664053-1-rkannoth@marvell.com/\n\tAdded one patch which was rejected by simon in net (as it was kind of enhancement rather than a bug)\n\tAdded one more patch- which allocates two variables from heap.\n\nv10 -> v11: Addressed Paolo comments.\n\thttps://lore.kernel.org/netdev/20260403025533.6250-1-rkannoth@marvell.com/\n\nv9 -> v10: Addressed Paolo comments\n\thttps://lore.kernel.org/netdev/\n\t20260330053105.2722453-1-rkannoth@marvell.com/\n\nv8 -> v9: Addressed Simon comments\n\thttps://lore.kernel.org/netdev/\n\t20260325072159.1126964-1-rkannoth@marvell.com/\n\nv7 -> v8: Addressed Simon comments\n\thttps://lore.kernel.org/netdev/\n\t20260323035110.3908741-1-rkannoth@marvell.com/T/#t\n\nv6 -> v7: Addressed Simon comments\n\thttps://lore.kernel.org/netdev/20260320165432.98832-1-horms@kernel.org/\n\nv5 -> v6: Addressed Jakub,Jiri comments\n\thttps://lore.kernel.org/netdev/\n\t20260317045623.250187-1-rkannoth@marvell.com/\n\nv4 -> v5: Addressed Jakub comments\n\thttps://lore.kernel.org/netdev/\n\t20260312022754.2029595-6-rkannoth@marvell.com/\n\nv3 -> v4: Addressed Simon comments\n\thttps://lore.kernel.org/netdev/abDeXLpMMxp7G1v3@rkannoth-OptiPlex-7090/#t\n\nv2 -> v3: Addressed Simon comments.\n\thttps://lore.kernel.org/netdev/\n\t20260304043032.3661647-1-rkannoth@marvell.com/\n\nv1 -> v2: Addressed Jakub comments.\n\thttps://lore.kernel.org/netdev/\n\t20260302085803.2449828-1-rkannoth@marvell.com/#t\n\n2.43.0"}