{"id":2234263,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2234263/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260507135314.76817-1-clamor95@gmail.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/1.2/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260507135314.76817-1-clamor95@gmail.com>","list_archive_url":null,"date":"2026-05-07T13:53:13","name":"[v1,0/1,RESEND] clk: tegra: set up proper EMC clock implementation for Tegra114","submitter":{"id":84146,"url":"http://patchwork.ozlabs.org/api/1.2/people/84146/?format=json","name":"Svyatoslav Ryhel","email":"clamor95@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260507135314.76817-1-clamor95@gmail.com/mbox/","series":[{"id":503188,"url":"http://patchwork.ozlabs.org/api/1.2/series/503188/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=503188","date":"2026-05-07T13:53:13","name":"clk: tegra: set up proper EMC clock implementation for Tegra114","version":1,"mbox":"http://patchwork.ozlabs.org/series/503188/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2234263/comments/","headers":{"Return-Path":"\n <linux-tegra+bounces-14289-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=W7z343mY;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14289-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"W7z343mY\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.42","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBDLr3Chdz1y04\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 07 May 2026 23:56:36 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id B90943078289\n\tfor <incoming@patchwork.ozlabs.org>; Thu,  7 May 2026 13:53:41 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 8B2A23FB07C;\n\tThu,  7 May 2026 13:53:41 +0000 (UTC)","from mail-wm1-f42.google.com (mail-wm1-f42.google.com\n [209.85.128.42])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 02E533FB7FB\n\tfor <linux-tegra@vger.kernel.org>; Thu,  7 May 2026 13:53:39 +0000 (UTC)","by mail-wm1-f42.google.com with SMTP id\n 5b1f17b1804b1-48a3e9862f0so6078105e9.1\n        for <linux-tegra@vger.kernel.org>;\n Thu, 07 May 2026 06:53:39 -0700 (PDT)","from xeon ([188.163.112.56])\n        by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48e538fad5fsm137882125e9.10.2026.05.07.06.53.36\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Thu, 07 May 2026 06:53:36 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1778162021; cv=none;\n b=nUE/Shl4+MzSlNlAMd2S7eNpn7GTSYnnjaulyGyGyUMlKOHaHsn+ud7E2bXUa9ONneArTnbqwJLdPzzoD1Sg1lujr54tkBdlomt8HVPs3ps+o2qA8IUyAkSqn9BPTreaVOlGyNuDk89nf2WxkCpHi2BFjkJQfatcO7TAmz5DRtQ=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1778162021; c=relaxed/simple;\n\tbh=L9AP7K7IS/BQIX048gXZafEbvq5i3LmZ5GjfHPcHmZY=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=sGAVYIhkYdUI29Seh3gSmJyORWRXRcTztMr2jIK2ls/vkrwUGx3aB5gAV0hVxVDwU6FZFSY3Q776eCP23qjYp0RCxyI+JSZVQzZF4oIahv29iG3b0OyPNgDr6LWqZibV+dABgQCxkAy+Ixl85xQ49LAspSdPdX5LL/AC0Tn+dIo=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=W7z343mY; arc=none smtp.client-ip=209.85.128.42","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=gmail.com; s=20251104; t=1778162018; x=1778766818;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n         :to:from:from:to:cc:subject:date:message-id:reply-to;\n        bh=YVQeX6F69iLnc7u2WDbtyBci9ESFJbN+KlbTGvK+NNU=;\n        b=W7z343mYO7RU2hEA3AmVm+rctv1+bJdUwB9uk7jjHeb8jpnuEp0pgg8dpgrI5pfmSH\n         /AxosvDQuWzkbxDHQpMViC2YupJ9X3ZhCEKAqrgWhh5eJNdsQlSbWzYZSWTOSNZ+1Vf6\n         oAXGO2xifexFTbTEST5AGJxPMc580CreoWVd9sSKznCrqZpiLSC6ODr9er1rF4zYunXj\n         YrthltcUhq5K/lrGDR4iBvJwoav8GIri8nGZQJj6TGlAVrZDgPpBsLovx1FtFBSOwlcR\n         o4AQZwZHgVtp8RLuZjF6Ix083e1WQvJwWDSwJrCmRF4L116wEPx3WXeZlm1GSic39Y5/\n         Vlkg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1778162018; x=1778766818;\n        h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n         :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=YVQeX6F69iLnc7u2WDbtyBci9ESFJbN+KlbTGvK+NNU=;\n        b=P7huRnsg85oW6eahFhnMy/03wRloTfGLKCXTEMsYKaJQlMYNbIVATMibijqzD16YQK\n         ibQCRRVSXqQNkEagSyrbgfIvSPMhOF8uAI5bkLCj9RKm9V3oeafHAGyufS8UQqRbzDcL\n         4RxfDOkj6o6RS3hrwXiXL1giFcjjlgf3UDQgpF9RrPUkHE+iP0E22S9/iiS2XL+5lDZb\n         TlIISKBPeWx90P0puCM677Q8dKfjFHhLy3EgDs9qVq08nNCoiueaxIBbzpY4CBRkIjc0\n         cNuGOjiZ74F4bOLuMRWTQtn+phVJM71/KGWy+HxS+Hc/YI4HzDFxOm3OnIxsBuXh1TpW\n         8CdQ==","X-Forwarded-Encrypted":"i=1;\n AFNElJ/VD4hJf6A/3bRkl5LmDzRoBcHykIzh2V8Zsv7pXtFNaJKyslkLuyEZ5IbRjNn3yz6X76FunzbOaYwVxw==@vger.kernel.org","X-Gm-Message-State":"AOJu0YzejzNy304YsTfj50lon7deOd59n8xPFgyzjIAyOQvjfw59hBB+\n\tGpJQNzYOLR94nSmtOr3AdcyvTZgOVjnSI8okDMV9UXfuCTheVc4yWA4p","X-Gm-Gg":"AeBDiettrIH2LgRVNNwZqwbzpcIoKiLPUncwUh9UQxie8ZgzkLD059raYB/HTBD0ISh\n\taZ5+EfYt472Ivp6+g0F20fVEt8vCwKgB5K9JBUleYH2RItG7Bqf/tqq4HXYehayZQchCnp15oex\n\tH4c8C52hsjQw0DtS5xQ9CMK7XAddVPBc8Quf0zhmuUEfvtvBGMWmaZ7SI6VfkrkuaulW9sTT4Bf\n\tAgaTdJ03/GnFIY7HfexMtej6IESsZWewix5QDRuhEUpowTHJGOr9B+ch+1341Qh8TvPZq/AZwBo\n\tKLQhzTau4jwxI3NbqgfltSFH+37c12aXjPH58Q4D5HF8+Op5mOGr1sCVjlhQ53rEBl+hdzYr4/6\n\tNuGMQujO+oZsTKl40zCXjQs5qa9lA3nnHvdQg4PYaarjTBKZ5mGPREIOWmCW+JrM1g34yj5kjo3\n\tCFmdvhGsCl5eXXOr3lRopPMDg=","X-Received":"by 2002:a05:600c:8b6e:b0:485:3c2e:60d5 with SMTP id\n 5b1f17b1804b1-48e5dfcd72emr49319315e9.2.1778162018318;\n        Thu, 07 May 2026 06:53:38 -0700 (PDT)","From":"Svyatoslav Ryhel <clamor95@gmail.com>","To":"Prashant Gaikwad <pgaikwad@nvidia.com>,\n\tMichael Turquette <mturquette@baylibre.com>,\n\tStephen Boyd <sboyd@kernel.org>,\n\tThierry Reding <thierry.reding@kernel.org>,\n\tThierry Reding <treding@nvidia.com>,\n\tJonathan Hunter <jonathanh@nvidia.com>,\n\tMikko Perttunen <mperttunen@nvidia.com>,\n\tSvyatoslav Ryhel <clamor95@gmail.com>","Cc":"linux-clk@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org","Subject":"[PATCH v1 0/1 RESEND] clk: tegra: set up proper EMC clock\n implementation for Tegra114","Date":"Thu,  7 May 2026 16:53:13 +0300","Message-ID":"<20260507135314.76817-1-clamor95@gmail.com>","X-Mailer":"git-send-email 2.51.0","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"<linux-tegra.vger.kernel.org>","List-Subscribe":"<mailto:linux-tegra+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-tegra+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"Remove current emc and emc_mux clocks and replace them with the proper EMC\nclock implementation for correct EMC driver support.\n\nPart of previous patchset: https://lore.kernel.org/lkml/20251125120559.158860-1-clamor95@gmail.com/\n\nSvyatoslav Ryhel (1):\n  clk: tegra: set up proper EMC clock implementation for Tegra114\n\n drivers/clk/tegra/clk-tegra114.c | 39 ++++++++++++++++++++------------\n 1 file changed, 25 insertions(+), 14 deletions(-)"}