{"id":2225475,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2225475/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421051346.41106-1-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-1-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:09","name":"[00/37] target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421051346.41106-1-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/1.2/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2225475/comments/","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=RIZtfXFi;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09fs2lJdz1yHB\n\tfor ; Tue, 21 Apr 2026 15:20:36 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wF3Rr-0008Cc-2z; Tue, 21 Apr 2026 01:15:00 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Qr-0007ug-FG\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:01 -0400","from mail-pg1-x534.google.com ([2607:f8b0:4864:20::534])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Qo-0006Jh-6a\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:13:55 -0400","by mail-pg1-x534.google.com with SMTP id\n 41be03b00d2f7-c736261ee8dso1347836a12.1\n for ; Mon, 20 Apr 2026 22:13:53 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.13.50\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:13:51 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748432; x=1777353232; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=km6yAkhjFVi62a1pEJuX+ckhQ7qaid3prVVIo0un0Bs=;\n b=RIZtfXFiKNZNPQqR0q/fJaGK+X+SOpKKzm3Wxl7yrv4vzSiDgHjScXoZDfz7Cen6Jw\n iImGwuHFERrYOlBMbBgpzTgSw3Ywh8ey2DXwnu9s0x2n+X/HevWWvrmqTZPBrIjtcoiq\n ThD0/DKb4YobF+6SOj0PdIYtZBId6IYIhRTf8V50U8vvDKRoX/BD1AqPPQpl3R3bo5KM\n dV4M4HRhD7BafhjsXr0sFnfvHBAk6N2ImtGnLwW2C8nBShQO+UqF3/6/2zXHsIYikZjD\n 7nw8jHDMuNa/p0ivfsb46WeU8BnGedeyykFq2fonoqKIDeAyR8C4AOwd6yT6EqTrdOoG\n QYpQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748432; x=1777353232;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=km6yAkhjFVi62a1pEJuX+ckhQ7qaid3prVVIo0un0Bs=;\n b=bpx5qO5SPticY3ASmSH8pxk2DPntmoXL6tEn/nR8DjN3ldkHA5Euwim3oTJMW4x+Nc\n WRUhn/fuQ9vPd21FW/6iVKFRIQQLNpJABEG7MM+9T4R9f1kZRS/Kt93AzadcfudbK7Xx\n CNTIM1ubm83LRK1gC6SxKM899dAWkD6u8PDUHH5INs4ymV0aDejLT1p0d4LA/itX4dY8\n B/gX0oqfRHHi8dXaH6Xq4TdvFNkwqG8WAvjaVeuHEXqc8a+YuMezIA6y+IANS5S2cd5S\n sRL4lc7ulLaZpQuXORp8rVU6BwHgIGlMIBpB0ZTWiBkR1r9EIqbxx14Vs15EAv4WWRMn\n Wh2w==","X-Gm-Message-State":"AOJu0YzHOF+Lllpx41n9VVFh77B7gWYIAosRIM6MEBRMMPCkzfJFj9GN\n iOzN6Ahvwnd4bVJ367q0hvF9Jsy+yxLvSB7TSscWwF2Sf2virp8ij4gEoRtB0q3Yp2K+onSEtb7\n MMtVhJIU=","X-Gm-Gg":"AeBDievhGlnFIai6Z2ukUUPSSbkqXfO6FwFq7WPZ1QeI5xkSY+Svw81I/a8dsngeF2Z\n C6+uVqwZZUytK3EjD03Gbg3YqSBDT75d5r+5BPmr7CenF1ZP4aMFQqM5V0vdLWkxnip4YdE7Lpq\n dHXO1fNMn/L37tJGDcLTg8ZiwOD1z0uWLp0Fx30satdVgNr0xmnhpYlvRJvCYqmsBfIBIi+7ZIR\n 4147qxkKbNwL/IlU/ompDb++QG3bdUucmCawWzyH15ndU7C2ciGRQnHYw9Ud7RBX69/WrRigTwH\n ZChCsPs46jBKLnKnmzRo/kyJfKGdcgqs683r1hrql3B1J6uHADJpARESC3N3G6Xtb/dSweLhmPh\n tsgbdKsxjlrwPLWhZiYMh8dpzVUoCGpiYqyEANLzyp80zk8AcJ/4f+No5aDnoBEAw3r8TRmBom1\n cSCRixygInV0u6HnQJ7IpCNdRiEGcykbcmL7peFNp5","X-Received":"by 2002:a17:903:1904:b0:2ae:c5fc:b2ef with SMTP id\n d9443c01a7336-2b5f9f6497dmr199534135ad.30.1776748432220;\n Mon, 20 Apr 2026 22:13:52 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 00/37] target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR,\n FEAT_FP8","Date":"Tue, 21 Apr 2026 15:13:09 +1000","Message-ID":"<20260421051346.41106-1-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::534;\n envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x534.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Implement FEAT_FP8, the 8-bit conversion operations, and two prerequites.\n\nJust now as I was writing the cover letter, I saw that FEAT_LUT is not yet\nimplemented. The LUT instructions that I implemented before were just for\nSME2, but FEAT_LUT is more that that. Not really relevant to reviewing the\nFP8 stuff, but something else that needs doing before enabling FEAT_FP8 at\nthe end.\n\nThere are lots more FP8 extensions, but this is large enough already.\n\n\nr~\n\n\nRichard Henderson (37):\n target/arm: Implement ID_AA64ISAR3\n target/arm: Implement FEAT_FAMINMAX for AdvSIMD\n target/arm: Implement FEAT_FAMINMAX for SME\n target/arm: Implement FEAT_FAMINMAX for SVE\n target/arm: Enable FEAT_FAMINMAX for -cpu max\n target/arm: Update SCR bits for Arm ARM M.a.a\n target/arm: Update HCRX bits for Arm ARM M.a.a\n target/arm: Introduce FPMR\n target/arm: Update SCTLR bits for FEAT_FPMR\n target/arm: Enable EnFPM bits for FEAT_FPMR\n target/arm: Clear FPMR on ResetSVEState\n target/arm: Add FPMR_EL to TBFLAGS\n target/arm: Trap direct acceses to FPMR\n target/arm: Enable FEAT_FPMR for -cpu max\n target/arm: Implement ID_AA64FPFR0\n target/arm: Add isar_feature_aa64_f8cvt\n target/arm: Implement FSCALE for AdvSIMD\n target/arm: Implement FSCALE for SME\n fpu: Add scalbn argument to fp8 conversion routines\n fpu: Add conversions between float16 and float8 formats\n target/arm: Split vector-type.h from cpu.h\n target/arm: Move vectors_overlap to vec_internal.h\n target/arm: Implement BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2 for AdvSIMD\n target/arm: Implement BF1CVT, BF1CVTLT, BF2CVT, BF2CVTLT for SVE\n target/arm: Rename SME BFCVT patterns to BFCVT_hs\n target/arm: Implement BF1CVT, BF1CVTL, BF2CVT, BF2CVTL for SME\n target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD\n target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE\n target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME\n target/arm: Implement BFCVTN for SVE\n target/arm: Implement FCVTN (16- to 8-bit fp) for AdvSIMD\n target/arm: Implement FCVTN, FCVTN2 (32- to 8-bit fp) for AdvSIMD\n target/arm: Implement FCVTN (16- to 8-bit fp) for SVE\n target/arm: Implement FCVTNB, FCVTNT for SVE\n target/arm: Implement FCVT (FP16 to FP8) for SME\n target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME\n target/arm: Enable FEAT_FP8 for -cpu max\n\n include/fpu/softfloat.h | 22 +-\n target/arm/cpregs.h | 5 +\n target/arm/cpu-features.h | 60 +++\n target/arm/cpu.h | 52 +--\n target/arm/helper-fp8.h | 14 +\n target/arm/internals.h | 13 +-\n target/arm/tcg/helper-a64-defs.h | 11 +\n target/arm/tcg/helper-fp8-defs.h | 25 ++\n target/arm/tcg/helper-sme-defs.h | 2 +-\n target/arm/tcg/helper-sve-defs.h | 14 +\n target/arm/tcg/translate-a64.h | 1 +\n target/arm/tcg/translate.h | 2 +\n target/arm/tcg/vec_internal.h | 19 +\n target/arm/vector-type.h | 44 ++\n fpu/softfloat.c | 73 ++-\n target/arm/helper.c | 43 +-\n target/arm/machine.c | 20 +\n target/arm/tcg/cpu64.c | 12 +\n target/arm/tcg/fp8_helper.c | 742 +++++++++++++++++++++++++++++++\n target/arm/tcg/hflags.c | 41 ++\n target/arm/tcg/sme_helper.c | 8 +-\n target/arm/tcg/sve_helper.c | 8 +\n target/arm/tcg/translate-a64.c | 94 ++++\n target/arm/tcg/translate-sme.c | 85 +++-\n target/arm/tcg/translate-sve.c | 43 ++\n target/arm/tcg/vec_helper64.c | 51 +++\n docs/system/arm/emulation.rst | 3 +\n target/arm/cpu-sysregs.h.inc | 2 +\n target/arm/tcg/a64.decode | 17 +\n target/arm/tcg/meson.build | 1 +\n target/arm/tcg/sme.decode | 28 +-\n target/arm/tcg/sve.decode | 18 +\n 32 files changed, 1495 insertions(+), 78 deletions(-)\n create mode 100644 target/arm/helper-fp8.h\n create mode 100644 target/arm/tcg/helper-fp8-defs.h\n create mode 100644 target/arm/vector-type.h\n create mode 100644 target/arm/tcg/fp8_helper.c"}