{"id":2224254,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2224254/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260417073452.23342-1-clamor95@gmail.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/1.2/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260417073452.23342-1-clamor95@gmail.com>","list_archive_url":null,"date":"2026-04-17T07:34:51","name":"[v1,0/1] clk: tegra: support 48MHz clock for pll_p_out1","submitter":{"id":84146,"url":"http://patchwork.ozlabs.org/api/1.2/people/84146/?format=json","name":"Svyatoslav Ryhel","email":"clamor95@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260417073452.23342-1-clamor95@gmail.com/mbox/","series":[{"id":500256,"url":"http://patchwork.ozlabs.org/api/1.2/series/500256/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=500256","date":"2026-04-17T07:34:52","name":"clk: tegra: support 48MHz clock for pll_p_out1","version":1,"mbox":"http://patchwork.ozlabs.org/series/500256/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2224254/comments/","headers":{"Return-Path":"\n <linux-tegra+bounces-13781-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=ISfRekBt;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13781-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"ISfRekBt\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.167.53","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxn1N4YlRz1yGt\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 17:43:20 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 3C991304C73A\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 07:37:21 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 8FFD737B03A;\n\tFri, 17 Apr 2026 07:37:20 +0000 (UTC)","from mail-lf1-f53.google.com (mail-lf1-f53.google.com\n [209.85.167.53])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 8F5433793B8\n\tfor <linux-tegra@vger.kernel.org>; Fri, 17 Apr 2026 07:37:18 +0000 (UTC)","by mail-lf1-f53.google.com with SMTP id\n 2adb3069b0e04-5a3cc771c26so307605e87.3\n        for <linux-tegra@vger.kernel.org>;\n Fri, 17 Apr 2026 00:37:18 -0700 (PDT)","from xeon ([188.163.112.56])\n        by smtp.gmail.com with ESMTPSA id\n 38308e7fff4ca-38ecb5f64ebsm1692661fa.10.2026.04.17.00.37.15\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Fri, 17 Apr 2026 00:37:16 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776411440; cv=none;\n b=U3BsOBJ8d6Ra09yUUIhm1sg7FKGyIAUOnNiYTK+XAz4lH8z8ncJm70KTA7KkAN4DAi556sj+/npABn4jVIjAzJKDa8AZtdtl4ikDvk4wEy1L/GPstLdaPisLs7QBpStTro7PN5X73VGCVojWD7PzmF7IukgeNobbsK3Txvlzas4=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776411440; c=relaxed/simple;\n\tbh=XcTpqX3ydnmlIVYB2Pz6P25RXMh6Xhwymj4ICa/xzbI=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=SMibwT4TQFNvYV3zcmi00ksfkAdtgePyMYRx426YADdW4b+MKgttMLiFXYUu5Or4lV00nH8emFxl8F2Qj23AhIRA0duNY45lp6BB7KSRk4q1KVaEoTE8ZDmatjy3HI83CcCKCPtwZAU1PHuPAKcLgowlTB/97FT1N3oQpoz9f60=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=ISfRekBt; arc=none smtp.client-ip=209.85.167.53","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=gmail.com; s=20251104; t=1776411437; x=1777016237;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n         :to:from:from:to:cc:subject:date:message-id:reply-to;\n        bh=314R3/793GME6eVVWj9ZOy0Jnf6xNE5QAaULeE1OxQM=;\n        b=ISfRekBtRa4kVj+WYV1yNj7RucY1P+CzD/fx8sdg6cLDuzh196QcoY51dpjgkfBLrS\n         puu9PuNPynTn89QXIeWFFcqbgh6PAoxgHT+uOTf7YM3FLGUMPpwl9wG6xqc3+vgj7ulA\n         bIBBxt/p2x7pnDsiLIfhtdfX+H1gRbEQ41l88/dTLeGA7w0pbfhCxluwPAxCqXOASyRK\n         EZSKkD5e9Yy9TjzxLw5S9J6H8KvDpDSVHv0cI37UaqCgoN3RnyurOq86VArkExfeWXC+\n         dEsNgmVDDTp/9uBSLW2VI6T9x3d9GkHJOzLMJrGpIzgBClOmz65mvOf9/u3oTVR/eGJJ\n         tW+A==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1776411437; x=1777016237;\n        h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n         :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=314R3/793GME6eVVWj9ZOy0Jnf6xNE5QAaULeE1OxQM=;\n        b=AHZkiA1ft2U3aJELoXQlmHMX+8BhncgcBg/TuepNtxIRRqA1UkUd8loz2jn/52nBbR\n         YyGkG8M+owRlIeZYTBrrdIOYImOUIj1CrT0WB89SDxgkbLP4MvGopss6b4choP2K3DHh\n         1mRBLqaHOqiJWkRNki5oGhV+oUbXmBuUL+lj0QWFDBkMCBmWujuIZmPiQ4m2XdiOi0qE\n         2PqWLLEfPmwNtoHJZb9l6PB11eTHQKxGN/ZlbuGoNtVrqyUJQgHA0Q5Ss56UpgplvU0E\n         6qsJSbXofPyI1JoTmQrcAcHlo0dUvzkIp03i+Te8Bj91BOR4kJ+N6MsLejdSDWTOwjnY\n         1xsw==","X-Forwarded-Encrypted":"i=1;\n AFNElJ8d3eYN8wrGdi2dm/11dDrA53kTG8GewJbWhe7/HKNJDaehsH2zybGPWLRFixEhlGHOIJ3mtPmsmmD6Sg==@vger.kernel.org","X-Gm-Message-State":"AOJu0Yyu0E1cUA2pujGRslgQJkfK1Iq9Ph6uW3j9XULHAiZnm+F4p0O/\n\tO7Y7/yMixa+sE8CHbwz5TZACjkOoiZdZf+LYNnADrw8VcYD+c22rt17ouj2xSJGn","X-Gm-Gg":"AeBDiesFjDiAbqjutTO2Eg6WqTes+JvSmGWeDmm0fBy9KBr2EX1n86iRZkOmhj0WRcW\n\t3T8aL3mFKZ8e6muXKWJWaseAToYSzCMxVf2MqGomqmLA5ttWfZVhEeO+FDzrfUZxtDR+5OB9VnE\n\tVIC4qGnDKg4X36uWEArpmpChyVGsHI+2Lm5jDARusyjds0FA6HBlN3aWSh6EqJzhUrDjXFqGGWC\n\tU7XH929JT3cl7xQ/UE0V8yl0P1gD2f4eqgEOe6cVLycQ2BU/kwBPhpA5gsbsELCI7nYpzJGPAdr\n\tCCl0BJR2+UVbCDWsKYlYCxGm6eGliTVosWZjlqnbsd4Y+kXyR0wBuG0Mz5Rlubq6PHnVuMncQAR\n\tqRNpCrjU6XOagczVWeOZJQ2M7CwXTR05rlwaa27/bzqdeAxBFup9JSHRlQARR7dvxqo59OVEpGY\n\tka3ueMhFdC3APGNVb3q4CTutY=","X-Received":"by 2002:a05:6512:1295:b0:5a1:3d7f:8f99 with SMTP id\n 2adb3069b0e04-5a4172e310emr523530e87.33.1776411436614;\n        Fri, 17 Apr 2026 00:37:16 -0700 (PDT)","From":"Svyatoslav Ryhel <clamor95@gmail.com>","To":"Prashant Gaikwad <pgaikwad@nvidia.com>,\n\tMichael Turquette <mturquette@baylibre.com>,\n\tStephen Boyd <sboyd@kernel.org>,\n\tThierry Reding <thierry.reding@kernel.org>,\n\tJonathan Hunter <jonathanh@nvidia.com>,\n\tSvyatoslav Ryhel <clamor95@gmail.com>","Cc":"linux-clk@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org","Subject":"[PATCH v1 0/1] clk: tegra: support 48MHz clock for pll_p_out1","Date":"Fri, 17 Apr 2026 10:34:51 +0300","Message-ID":"<20260417073452.23342-1-clamor95@gmail.com>","X-Mailer":"git-send-email 2.51.0","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"<linux-tegra.vger.kernel.org>","List-Subscribe":"<mailto:linux-tegra+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-tegra+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit"},"content":"UEFI on Surface2 sets pll_p_out1 to 48MHz which is not supported\nby kernel and causes BUG() early on. Fix this by adding 48MHz\nclock support for pll_p_out1 along with 48MHz support for pll_a,\nmain pll_p_out1 descendant.\n\nDmitry Osipenko (1):\n  clk: tegra: support 48MHz clock for pll_p_out1\n\n drivers/clk/tegra/clk-pll.c      | 1 +\n drivers/clk/tegra/clk-tegra114.c | 6 ++++--\n 2 files changed, 5 insertions(+), 2 deletions(-)"}