{"id":504187,"url":"http://patchwork.ozlabs.org/api/1.1/series/504187/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=504187","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"named CPU models for ARM64 on KVM","date":"2026-05-13T16:33:48","submitter":{"id":77003,"url":"http://patchwork.ozlabs.org/api/1.1/people/77003/?format=json","name":"Shaju Abraham","email":"shaju.abraham@nutanix.com"},"version":1,"total":13,"received_total":13,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/504187/mbox/","cover_letter":{"id":2237944,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2237944/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260513163356.3033159-1-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-1-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:43","name":"[RFC,v1,00/13] named CPU models for ARM64 on KVM","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260513163356.3033159-1-shaju.abraham@nutanix.com/mbox/"},"patches":[{"id":2237939,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237939/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-2-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-2-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:44","name":"[RFC,v1,01/13] target/arm: named_cpu_model: define containers for ID registers and fields","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-2-shaju.abraham@nutanix.com/mbox/"},{"id":2237946,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237946/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-3-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-3-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:45","name":"[RFC,v1,02/13] target/arm: named_cpu_model: Add ID Register Fields","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-3-shaju.abraham@nutanix.com/mbox/"},{"id":2237936,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237936/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-4-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-4-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:46","name":"[RFC,v1,03/13] target/arm: named_cpu_model: initialise additional sysregs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-4-shaju.abraham@nutanix.com/mbox/"},{"id":2237942,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237942/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-5-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-5-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:47","name":"[RFC,v1,04/13] target/arm: named_cpu_model: generate tables for Arm64 ID registers and fields","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-5-shaju.abraham@nutanix.com/mbox/"},{"id":2237935,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237935/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-6-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-6-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:48","name":"[RFC,v1,05/13] target/arm: named_cpu_model: replace FIELD macro with IDREG_FIELD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-6-shaju.abraham@nutanix.com/mbox/"},{"id":2237940,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237940/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-7-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-7-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:49","name":"[RFC,v1,06/13] target/arm: named_cpu_model: data-structures required for the ARM property layer.","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-7-shaju.abraham@nutanix.com/mbox/"},{"id":2237941,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237941/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-8-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-8-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:50","name":"[RFC,v1,07/13] target/arm: named_cpu_model: define ARM properties","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-8-shaju.abraham@nutanix.com/mbox/"},{"id":2237937,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237937/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-9-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-9-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:51","name":"[RFC,v1,08/13] target/arm: named_cpu_model: generate arm_cpu_props[] table","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-9-shaju.abraham@nutanix.com/mbox/"},{"id":2237934,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237934/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-10-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-10-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:52","name":"[RFC,v1,09/13] target/arm: named_cpu_model: Add ID register field helper functions","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-10-shaju.abraham@nutanix.com/mbox/"},{"id":2237947,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237947/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-11-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-11-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:53","name":"[RFC,v1,10/13] target/arm: named_cpu_model: Register Arm64 properties for host model","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-11-shaju.abraham@nutanix.com/mbox/"},{"id":2237945,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237945/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-12-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-12-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:54","name":"[RFC,v1,11/13] target/arm: named_cpu_model: introduce named CPU models for selected CPUs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-12-shaju.abraham@nutanix.com/mbox/"},{"id":2237938,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237938/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-13-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-13-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:55","name":"[RFC,v1,12/13] target/arm: named_cpu_model: writeback modified ID registers to KVM","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-13-shaju.abraham@nutanix.com/mbox/"},{"id":2237943,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2237943/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-14-shaju.abraham@nutanix.com/","msgid":"<20260513163356.3033159-14-shaju.abraham@nutanix.com>","date":"2026-05-13T16:33:56","name":"[RFC,v1,13/13] target/arm/kvm: enable writable implementation ID registers","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260513163356.3033159-14-shaju.abraham@nutanix.com/mbox/"}]}