{"id":502437,"url":"http://patchwork.ozlabs.org/api/1.1/series/502437/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502437","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"[PULL,01/28] hw/arm/fsl-imx8mp: Do not create redundant unimplemented devices","date":"2026-05-01T10:14:41","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/1.1/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"version":1,"total":28,"received_total":28,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/502437/mbox/","cover_letter":null,"patches":[{"id":2231733,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231733/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-2-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-2-peter.maydell@linaro.org>","date":"2026-05-01T10:14:38","name":"[PULL,01/28] hw/arm/fsl-imx8mp: Do not create redundant unimplemented devices","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-2-peter.maydell@linaro.org/mbox/"},{"id":2231708,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231708/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-3-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-3-peter.maydell@linaro.org>","date":"2026-05-01T10:14:39","name":"[PULL,02/28] hw/arm/fsl-imx8mp: Fix parent of ocram memory region","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-3-peter.maydell@linaro.org/mbox/"},{"id":2231711,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231711/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-4-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-4-peter.maydell@linaro.org>","date":"2026-05-01T10:14:40","name":"[PULL,03/28] Revert \"sysbus: add irq_routing_notifier\"","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-4-peter.maydell@linaro.org/mbox/"},{"id":2231707,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231707/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-5-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-5-peter.maydell@linaro.org>","date":"2026-05-01T10:14:41","name":"[PULL,04/28] linux-user/arm: Restrict regpairs_aligned","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-5-peter.maydell@linaro.org/mbox/"},{"id":2231712,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231712/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-6-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-6-peter.maydell@linaro.org>","date":"2026-05-01T10:14:42","name":"[PULL,05/28] qemu-options: Improve description for -smb option","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-6-peter.maydell@linaro.org/mbox/"},{"id":2231717,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231717/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-7-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-7-peter.maydell@linaro.org>","date":"2026-05-01T10:14:43","name":"[PULL,06/28] target/arm/cpu-features.c: New fields in AA64MMFR4","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-7-peter.maydell@linaro.org/mbox/"},{"id":2231709,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231709/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-8-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-8-peter.maydell@linaro.org>","date":"2026-05-01T10:14:44","name":"[PULL,07/28] target/arm/cpu.h: New GPCCR fields","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-8-peter.maydell@linaro.org/mbox/"},{"id":2231718,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231718/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-9-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-9-peter.maydell@linaro.org>","date":"2026-05-01T10:14:45","name":"[PULL,08/28] target/arm/ptw.c: Add GDI spaces to the granule protection case","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-9-peter.maydell@linaro.org/mbox/"},{"id":2231729,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-10-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-10-peter.maydell@linaro.org>","date":"2026-05-01T10:14:46","name":"[PULL,09/28] tests/tcg/aarch64/system/rme_gdi.c: Very basic test of GDI","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-10-peter.maydell@linaro.org/mbox/"},{"id":2231720,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231720/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-11-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-11-peter.maydell@linaro.org>","date":"2026-05-01T10:14:47","name":"[PULL,10/28] docs/devel/decodetree: Fix formatting in \"field examples\" table","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-11-peter.maydell@linaro.org/mbox/"},{"id":2231714,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231714/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-12-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-12-peter.maydell@linaro.org>","date":"2026-05-01T10:14:48","name":"[PULL,11/28] hw/net/allwinner-sun8i-emac: Flush queued packets when rx is enabled","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-12-peter.maydell@linaro.org/mbox/"},{"id":2231722,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231722/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-13-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-13-peter.maydell@linaro.org>","date":"2026-05-01T10:14:49","name":"[PULL,12/28] hw/intc/arm_gicv3: Fix NS write to ICC_AP1Rn_EL1 when prebits < 7","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-13-peter.maydell@linaro.org/mbox/"},{"id":2231735,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231735/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-14-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-14-peter.maydell@linaro.org>","date":"2026-05-01T10:14:50","name":"[PULL,13/28] target/arm/kvm: Cache host CPU probe failure","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-14-peter.maydell@linaro.org/mbox/"},{"id":2231730,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231730/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-15-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-15-peter.maydell@linaro.org>","date":"2026-05-01T10:14:51","name":"[PULL,14/28] hw/intc: Add hvf vGIC interrupt controller support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-15-peter.maydell@linaro.org/mbox/"},{"id":2231713,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231713/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-16-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-16-peter.maydell@linaro.org>","date":"2026-05-01T10:14:52","name":"[PULL,15/28] hw/intc: arm_gicv3_hvf: save/restore Apple GIC state","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-16-peter.maydell@linaro.org/mbox/"},{"id":2231731,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231731/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-17-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-17-peter.maydell@linaro.org>","date":"2026-05-01T10:14:53","name":"[PULL,16/28] accel, hw/arm, include/system/hvf: infrastructure changes for HVF vGIC","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-17-peter.maydell@linaro.org/mbox/"},{"id":2231715,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231715/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-18-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-18-peter.maydell@linaro.org>","date":"2026-05-01T10:14:54","name":"[PULL,17/28] target/arm: hvf: instantiate GIC early","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-18-peter.maydell@linaro.org/mbox/"},{"id":2231725,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231725/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-19-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-19-peter.maydell@linaro.org>","date":"2026-05-01T10:14:55","name":"[PULL,18/28] hw/arm, target/arm: nested virtualisation on HVF","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-19-peter.maydell@linaro.org/mbox/"},{"id":2231727,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231727/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-20-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-20-peter.maydell@linaro.org>","date":"2026-05-01T10:14:56","name":"[PULL,19/28] hvf: only call hvf_sync_vtimer() when running without the platform vGIC","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-20-peter.maydell@linaro.org/mbox/"},{"id":2231724,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231724/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-21-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-21-peter.maydell@linaro.org>","date":"2026-05-01T10:14:57","name":"[PULL,20/28] hvf: gate ARM_FEATURE_PMU register emulation when using the Apple vGIC","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-21-peter.maydell@linaro.org/mbox/"},{"id":2231721,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231721/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-22-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-22-peter.maydell@linaro.org>","date":"2026-05-01T10:14:58","name":"[PULL,21/28] hvf: arm: allow exposing minimal PMU for kernel-irqchip=on","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-22-peter.maydell@linaro.org/mbox/"},{"id":2231734,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231734/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-23-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-23-peter.maydell@linaro.org>","date":"2026-05-01T10:14:59","name":"[PULL,22/28] target/arm: hvf: add asserts for code paths not leveraged when using the vGIC","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-23-peter.maydell@linaro.org/mbox/"},{"id":2231716,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231716/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-24-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-24-peter.maydell@linaro.org>","date":"2026-05-01T10:15:00","name":"[PULL,23/28] hvf: sync registers used at EL2","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-24-peter.maydell@linaro.org/mbox/"},{"id":2231710,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231710/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-25-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-25-peter.maydell@linaro.org>","date":"2026-05-01T10:15:01","name":"[PULL,24/28] target/arm: hvf: pass through CNTHCTL_EL2 and MDCCINT_EL1","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-25-peter.maydell@linaro.org/mbox/"},{"id":2231719,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231719/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-26-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-26-peter.maydell@linaro.org>","date":"2026-05-01T10:15:02","name":"[PULL,25/28] hvf: arm: disable SME when nested virt is active","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-26-peter.maydell@linaro.org/mbox/"},{"id":2231728,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231728/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-27-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-27-peter.maydell@linaro.org>","date":"2026-05-01T10:15:03","name":"[PULL,26/28] hvf: arm: physical timer emulation","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-27-peter.maydell@linaro.org/mbox/"},{"id":2231723,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231723/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-28-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-28-peter.maydell@linaro.org>","date":"2026-05-01T10:15:04","name":"[PULL,27/28] hvf: enable nested virtualisation support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-28-peter.maydell@linaro.org/mbox/"},{"id":2231726,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231726/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-29-peter.maydell@linaro.org/","msgid":"<20260501101505.3485916-29-peter.maydell@linaro.org>","date":"2026-05-01T10:15:05","name":"[PULL,28/28] hvf: arm: enable vGIC by default for virt-11.1 and later","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260501101505.3485916-29-peter.maydell@linaro.org/mbox/"}]}