{"id":502175,"url":"http://patchwork.ozlabs.org/api/1.1/series/502175/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502175","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"target/arm: Implement FEAT_FP8","date":"2026-04-30T00:20:06","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.1/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"version":3,"total":47,"received_total":47,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/502175/mbox/","cover_letter":{"id":2230720,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2230720/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260430002046.59739-1-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-1-richard.henderson@linaro.org>","date":"2026-04-30T00:19:59","name":"[v3,00/47] target/arm: Implement FEAT_FP8","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260430002046.59739-1-richard.henderson@linaro.org/mbox/"},"patches":[{"id":2230722,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230722/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-2-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-2-richard.henderson@linaro.org>","date":"2026-04-30T00:20:00","name":"[v3,01/47] target/arm: Implement ID_AA64ISAR3","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-2-richard.henderson@linaro.org/mbox/"},{"id":2230743,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230743/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-3-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-3-richard.henderson@linaro.org>","date":"2026-04-30T00:20:01","name":"[v3,02/47] target/arm: Implement FEAT_FAMINMAX for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-3-richard.henderson@linaro.org/mbox/"},{"id":2230718,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230718/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-4-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-4-richard.henderson@linaro.org>","date":"2026-04-30T00:20:02","name":"[v3,03/47] target/arm: Implement FEAT_FAMINMAX for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-4-richard.henderson@linaro.org/mbox/"},{"id":2230764,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230764/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-5-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-5-richard.henderson@linaro.org>","date":"2026-04-30T00:20:03","name":"[v3,04/47] target/arm: Implement FEAT_FAMINMAX for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-5-richard.henderson@linaro.org/mbox/"},{"id":2230719,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230719/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-6-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-6-richard.henderson@linaro.org>","date":"2026-04-30T00:20:04","name":"[v3,05/47] target/arm: Enable FEAT_FAMINMAX for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-6-richard.henderson@linaro.org/mbox/"},{"id":2230724,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230724/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-7-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-7-richard.henderson@linaro.org>","date":"2026-04-30T00:20:05","name":"[v3,06/47] target/arm: Update SCR bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-7-richard.henderson@linaro.org/mbox/"},{"id":2230717,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230717/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-8-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-8-richard.henderson@linaro.org>","date":"2026-04-30T00:20:06","name":"[v3,07/47] target/arm: Update HCRX bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-8-richard.henderson@linaro.org/mbox/"},{"id":2230742,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230742/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-9-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-9-richard.henderson@linaro.org>","date":"2026-04-30T00:20:07","name":"[v3,08/47] target/arm: Introduce FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-9-richard.henderson@linaro.org/mbox/"},{"id":2230731,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230731/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-10-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-10-richard.henderson@linaro.org>","date":"2026-04-30T00:20:08","name":"[v3,09/47] target/arm: Update SCTLR bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-10-richard.henderson@linaro.org/mbox/"},{"id":2230747,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230747/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-11-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-11-richard.henderson@linaro.org>","date":"2026-04-30T00:20:09","name":"[v3,10/47] target/arm: Enable EnFPM bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-11-richard.henderson@linaro.org/mbox/"},{"id":2230734,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230734/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-12-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-12-richard.henderson@linaro.org>","date":"2026-04-30T00:20:10","name":"[v3,11/47] target/arm: Clear FPMR on ResetSVEState","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-12-richard.henderson@linaro.org/mbox/"},{"id":2230727,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230727/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-13-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-13-richard.henderson@linaro.org>","date":"2026-04-30T00:20:11","name":"[v3,12/47] target/arm: Add FPMR_EL to TBFLAGS","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-13-richard.henderson@linaro.org/mbox/"},{"id":2230735,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230735/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-14-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-14-richard.henderson@linaro.org>","date":"2026-04-30T00:20:12","name":"[v3,13/47] target/arm: Trap direct acceses to FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-14-richard.henderson@linaro.org/mbox/"},{"id":2230737,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230737/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-15-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-15-richard.henderson@linaro.org>","date":"2026-04-30T00:20:13","name":"[v3,14/47] target/arm: Enable FEAT_FPMR for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-15-richard.henderson@linaro.org/mbox/"},{"id":2230721,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230721/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-16-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-16-richard.henderson@linaro.org>","date":"2026-04-30T00:20:14","name":"[v3,15/47] target/arm: Implement ID_AA64FPFR0","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-16-richard.henderson@linaro.org/mbox/"},{"id":2230732,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230732/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-17-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-17-richard.henderson@linaro.org>","date":"2026-04-30T00:20:15","name":"[v3,16/47] target/arm: Add isar_feature_aa64_f8cvt","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-17-richard.henderson@linaro.org/mbox/"},{"id":2230730,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230730/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-18-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-18-richard.henderson@linaro.org>","date":"2026-04-30T00:20:16","name":"[v3,17/47] target/arm: Implement FSCALE for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-18-richard.henderson@linaro.org/mbox/"},{"id":2230738,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230738/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-19-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-19-richard.henderson@linaro.org>","date":"2026-04-30T00:20:17","name":"[v3,18/47] target/arm: Implement FSCALE for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-19-richard.henderson@linaro.org/mbox/"},{"id":2230736,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230736/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-20-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-20-richard.henderson@linaro.org>","date":"2026-04-30T00:20:18","name":"[v3,19/47] target/arm: Split vector-type.h from cpu.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-20-richard.henderson@linaro.org/mbox/"},{"id":2230726,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230726/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-21-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-21-richard.henderson@linaro.org>","date":"2026-04-30T00:20:19","name":"[v3,20/47] target/arm: Move vectors_overlap to vec_internal.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-21-richard.henderson@linaro.org/mbox/"},{"id":2230757,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230757/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-22-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-22-richard.henderson@linaro.org>","date":"2026-04-30T00:20:20","name":"[v3,21/47] target/arm: Implement BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-22-richard.henderson@linaro.org/mbox/"},{"id":2230752,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230752/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-23-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-23-richard.henderson@linaro.org>","date":"2026-04-30T00:20:21","name":"[v3,22/47] target/arm: Implement BF1CVT, BF1CVTLT, BF2CVT, BF2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-23-richard.henderson@linaro.org/mbox/"},{"id":2230739,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230739/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-24-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-24-richard.henderson@linaro.org>","date":"2026-04-30T00:20:22","name":"[v3,23/47] target/arm: Rename SME BFCVT patterns to BFCVT_hs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-24-richard.henderson@linaro.org/mbox/"},{"id":2230746,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230746/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-25-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-25-richard.henderson@linaro.org>","date":"2026-04-30T00:20:23","name":"[v3,24/47] target/arm: Implement BF1CVT, BF1CVTL, BF2CVT, BF2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-25-richard.henderson@linaro.org/mbox/"},{"id":2230753,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230753/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-26-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-26-richard.henderson@linaro.org>","date":"2026-04-30T00:20:24","name":"[v3,25/47] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-26-richard.henderson@linaro.org/mbox/"},{"id":2230755,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230755/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-27-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-27-richard.henderson@linaro.org>","date":"2026-04-30T00:20:25","name":"[v3,26/47] target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-27-richard.henderson@linaro.org/mbox/"},{"id":2230723,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230723/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-28-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-28-richard.henderson@linaro.org>","date":"2026-04-30T00:20:26","name":"[v3,27/47] target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-28-richard.henderson@linaro.org/mbox/"},{"id":2230761,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230761/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-29-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-29-richard.henderson@linaro.org>","date":"2026-04-30T00:20:27","name":"[v3,28/47] target/arm: Implement BFCVTN for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-29-richard.henderson@linaro.org/mbox/"},{"id":2230763,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230763/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-30-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-30-richard.henderson@linaro.org>","date":"2026-04-30T00:20:28","name":"[v3,29/47] target/arm: Implement FCVTN (16- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-30-richard.henderson@linaro.org/mbox/"},{"id":2230744,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230744/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-31-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-31-richard.henderson@linaro.org>","date":"2026-04-30T00:20:29","name":"[v3,30/47] target/arm: Implement FCVTN, FCVTN2 (32- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-31-richard.henderson@linaro.org/mbox/"},{"id":2230725,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230725/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-32-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-32-richard.henderson@linaro.org>","date":"2026-04-30T00:20:30","name":"[v3,31/47] target/arm: Implement FCVTN (16- to 8-bit fp) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-32-richard.henderson@linaro.org/mbox/"},{"id":2230733,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230733/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-33-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-33-richard.henderson@linaro.org>","date":"2026-04-30T00:20:31","name":"[v3,32/47] target/arm: Implement FCVTNB, FCVTNT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-33-richard.henderson@linaro.org/mbox/"},{"id":2230749,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230749/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-34-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-34-richard.henderson@linaro.org>","date":"2026-04-30T00:20:32","name":"[v3,33/47] target/arm: Implement FCVT (FP16 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-34-richard.henderson@linaro.org/mbox/"},{"id":2230748,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230748/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-35-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-35-richard.henderson@linaro.org>","date":"2026-04-30T00:20:33","name":"[v3,34/47] target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-35-richard.henderson@linaro.org/mbox/"},{"id":2230729,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-36-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-36-richard.henderson@linaro.org>","date":"2026-04-30T00:20:34","name":"[v3,35/47] target/arm: Implement LUTI2, LUTI4 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-36-richard.henderson@linaro.org/mbox/"},{"id":2230740,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230740/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-37-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-37-richard.henderson@linaro.org>","date":"2026-04-30T00:20:35","name":"[v3,36/47] target/arm: Implement LUTI2, LUTI4 for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-37-richard.henderson@linaro.org/mbox/"},{"id":2230754,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230754/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-38-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-38-richard.henderson@linaro.org>","date":"2026-04-30T00:20:36","name":"[v3,37/47] target/arm: Enable FEAT_LUT for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-38-richard.henderson@linaro.org/mbox/"},{"id":2230741,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230741/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-39-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-39-richard.henderson@linaro.org>","date":"2026-04-30T00:20:37","name":"[v3,38/47] target/arm: Enable FEAT_FP8 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-39-richard.henderson@linaro.org/mbox/"},{"id":2230728,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230728/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-40-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-40-richard.henderson@linaro.org>","date":"2026-04-30T00:20:38","name":"[v3,39/47] target/arm: Update ID_AA64SMFR0_EL1 fields to ARM M.b","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-40-richard.henderson@linaro.org/mbox/"},{"id":2230745,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230745/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-41-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-41-richard.henderson@linaro.org>","date":"2026-04-30T00:20:39","name":"[v3,40/47] target/arm: Implement MOVT (vector to table)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-41-richard.henderson@linaro.org/mbox/"},{"id":2230758,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230758/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-42-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-42-richard.henderson@linaro.org>","date":"2026-04-30T00:20:40","name":"[v3,41/47] target/arm: Implement LUTI4 (four registers, 8-bit)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-42-richard.henderson@linaro.org/mbox/"},{"id":2230756,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230756/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-43-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-43-richard.henderson@linaro.org>","date":"2026-04-30T00:20:41","name":"[v3,42/47] target/arm: Enable FEAT_SME_LUTv2 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-43-richard.henderson@linaro.org/mbox/"},{"id":2230759,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230759/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-44-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-44-richard.henderson@linaro.org>","date":"2026-04-30T00:20:42","name":"[v3,43/47] target/arm: Implement FMLALB, FMLALT for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-44-richard.henderson@linaro.org/mbox/"},{"id":2230760,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230760/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-45-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-45-richard.henderson@linaro.org>","date":"2026-04-30T00:20:43","name":"[v3,44/47] target/arm: Implement FMLALB, FMLALT (FP8 to FP16) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-45-richard.henderson@linaro.org/mbox/"},{"id":2230762,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230762/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-46-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-46-richard.henderson@linaro.org>","date":"2026-04-30T00:20:44","name":"[v3,45/47] target/arm: Implement FMLALL{BB, BT, TB, TT} for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-46-richard.henderson@linaro.org/mbox/"},{"id":2230751,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230751/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-47-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-47-richard.henderson@linaro.org>","date":"2026-04-30T00:20:45","name":"[v3,46/47] target/arm: Implement FMLALL{BB,BT,TB,TT} for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-47-richard.henderson@linaro.org/mbox/"},{"id":2230750,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230750/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-48-richard.henderson@linaro.org/","msgid":"<20260430002046.59739-48-richard.henderson@linaro.org>","date":"2026-04-30T00:20:46","name":"[v3,47/47] target/arm: Enable FEAT_FP8FMA, FEAT_SSVE_FP8FMA for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-48-richard.henderson@linaro.org/mbox/"}]}