{"id":501983,"url":"http://patchwork.ozlabs.org/api/1.1/series/501983/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501983","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI","date":"2026-04-29T04:47:05","submitter":{"id":64571,"url":"http://patchwork.ozlabs.org/api/1.1/people/64571/?format=json","name":"Alistair Francis","email":"alistair23@gmail.com"},"version":1,"total":51,"received_total":51,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501983/mbox/","cover_letter":null,"patches":[{"id":2229993,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229993/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-2-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-2-alistair.francis@wdc.com>","date":"2026-04-29T04:47:02","name":"[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-2-alistair.francis@wdc.com/mbox/"},{"id":2230016,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230016/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-3-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-3-alistair.francis@wdc.com>","date":"2026-04-29T04:47:03","name":"[PULL,02/51] util: export CRC32[C] lookup tables","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-3-alistair.francis@wdc.com/mbox/"},{"id":2229996,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229996/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-4-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-4-alistair.francis@wdc.com>","date":"2026-04-29T04:47:04","name":"[PULL,03/51] target/riscv: add draft RISC-V Zbr ext as xbr0p93","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-4-alistair.francis@wdc.com/mbox/"},{"id":2229987,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229987/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-5-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-5-alistair.francis@wdc.com>","date":"2026-04-29T04:47:05","name":"[PULL,04/51] disas: diassemble RISC-V xlrbr (crc32) instructions","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-5-alistair.francis@wdc.com/mbox/"},{"id":2230010,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230010/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-6-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-6-alistair.francis@wdc.com>","date":"2026-04-29T04:47:06","name":"[PULL,05/51] target/riscv: Use explicit little-endian LD/ST API","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-6-alistair.francis@wdc.com/mbox/"},{"id":2229989,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229989/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-7-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-7-alistair.francis@wdc.com>","date":"2026-04-29T04:47:07","name":"[PULL,06/51] target/riscv: Make LQ and SQ use 128-bit ld/st","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-7-alistair.francis@wdc.com/mbox/"},{"id":2229990,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229990/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-8-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-8-alistair.francis@wdc.com>","date":"2026-04-29T04:47:08","name":"[PULL,07/51] target/riscv: Remove MTTCG check for x-rv128 CPU model","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-8-alistair.francis@wdc.com/mbox/"},{"id":2230000,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230000/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-9-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-9-alistair.francis@wdc.com>","date":"2026-04-29T04:47:09","name":"[PULL,08/51] target/riscv: Explode MO_TExx -> MO_TE | MO_xx (again)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-9-alistair.francis@wdc.com/mbox/"},{"id":2230029,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230029/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-10-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-10-alistair.francis@wdc.com>","date":"2026-04-29T04:47:10","name":"[PULL,09/51] target/riscv: Conceal MO_ALIGN|MO_TE within load_acquire / store_release","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-10-alistair.francis@wdc.com/mbox/"},{"id":2229991,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229991/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-11-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-11-alistair.francis@wdc.com>","date":"2026-04-29T04:47:11","name":"[PULL,10/51] target/riscv: Factor tiny ldn() helper in gdbstub","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-11-alistair.francis@wdc.com/mbox/"},{"id":2229992,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229992/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-12-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-12-alistair.francis@wdc.com>","date":"2026-04-29T04:47:12","name":"[PULL,11/51] target/riscv: Simplify riscv_cpu_gdb_write_register()","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-12-alistair.francis@wdc.com/mbox/"},{"id":2230028,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230028/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-13-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-13-alistair.francis@wdc.com>","date":"2026-04-29T04:47:13","name":"[PULL,12/51] target/riscv: Expose mo_endian_env()","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-13-alistair.francis@wdc.com/mbox/"},{"id":2230021,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230021/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-14-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-14-alistair.francis@wdc.com>","date":"2026-04-29T04:47:14","name":"[PULL,13/51] target/riscv: Have gdbstub consider CPU endianness","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-14-alistair.francis@wdc.com/mbox/"},{"id":2230024,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230024/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-15-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-15-alistair.francis@wdc.com>","date":"2026-04-29T04:47:15","name":"[PULL,14/51] target/riscv: Replace MO_TE by mo_endian (MIPS extension)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-15-alistair.francis@wdc.com/mbox/"},{"id":2230033,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230033/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-16-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-16-alistair.francis@wdc.com>","date":"2026-04-29T04:47:16","name":"[PULL,15/51] target/riscv: Replace MO_TE by mo_endian (Zilsd extension)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-16-alistair.francis@wdc.com/mbox/"},{"id":2230001,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230001/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-17-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-17-alistair.francis@wdc.com>","date":"2026-04-29T04:47:17","name":"[PULL,16/51] target/riscv: Replace MO_TE by mo_endian (Zalasr extension)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-17-alistair.francis@wdc.com/mbox/"},{"id":2230035,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230035/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-18-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-18-alistair.francis@wdc.com>","date":"2026-04-29T04:47:18","name":"[PULL,17/51] target/riscv: Replace MO_TE -> MO_LE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-18-alistair.francis@wdc.com/mbox/"},{"id":2229995,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229995/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-19-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-19-alistair.francis@wdc.com>","date":"2026-04-29T04:47:19","name":"[PULL,18/51] target/riscv: Use MO_LE for instruction fetch","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-19-alistair.francis@wdc.com/mbox/"},{"id":2230003,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230003/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-20-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-20-alistair.francis@wdc.com>","date":"2026-04-29T04:47:20","name":"[PULL,19/51] configs/targets: Forbid RISC-V to use legacy native endianness APIs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-20-alistair.francis@wdc.com/mbox/"},{"id":2229997,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229997/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-21-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-21-alistair.francis@wdc.com>","date":"2026-04-29T04:47:21","name":"[PULL,20/51] hw/riscv/riscv-iommu-hpm: Fix irq_overflow_left residual value bug","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-21-alistair.francis@wdc.com/mbox/"},{"id":2229998,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229998/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-22-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-22-alistair.francis@wdc.com>","date":"2026-04-29T04:47:22","name":"[PULL,21/51] hw/riscv/riscv-iommu: Add IPSR.PMIP RW1C support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-22-alistair.francis@wdc.com/mbox/"},{"id":2229994,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229994/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-23-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-23-alistair.francis@wdc.com>","date":"2026-04-29T04:47:23","name":"[PULL,22/51] hw/riscv/virt-acpi-build.c: Use kvm timer frequency when kvm enabled","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-23-alistair.francis@wdc.com/mbox/"},{"id":2230020,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230020/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-24-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-24-alistair.francis@wdc.com>","date":"2026-04-29T04:47:24","name":"[PULL,23/51] target/riscv: fix stale ptshift and base on page walk restart","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-24-alistair.francis@wdc.com/mbox/"},{"id":2229999,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229999/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-25-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-25-alistair.francis@wdc.com>","date":"2026-04-29T04:47:25","name":"[PULL,24/51] hw/intc: fix heap OOB in ACLINT MTIMER multi-socket","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-25-alistair.francis@wdc.com/mbox/"},{"id":2230012,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230012/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-26-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-26-alistair.francis@wdc.com>","date":"2026-04-29T04:47:26","name":"[PULL,25/51] riscv_htif: reject invalid signature ranges (end <= begin)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-26-alistair.francis@wdc.com/mbox/"},{"id":2230025,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230025/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-27-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-27-alistair.francis@wdc.com>","date":"2026-04-29T04:47:27","name":"[PULL,26/51] target/riscv: preserve RV32 henvcfgh on henvcfg writes","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-27-alistair.francis@wdc.com/mbox/"},{"id":2230032,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230032/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-28-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-28-alistair.francis@wdc.com>","date":"2026-04-29T04:47:28","name":"[PULL,27/51] target/riscv: Add cfg properties for Zvfbfa extensions","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-28-alistair.francis@wdc.com/mbox/"},{"id":2230013,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230013/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-29-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-29-alistair.francis@wdc.com>","date":"2026-04-29T04:47:29","name":"[PULL,28/51] target/riscv: Add the Zvfbfa extension implied rule","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-29-alistair.francis@wdc.com/mbox/"},{"id":2230002,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230002/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-30-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-30-alistair.francis@wdc.com>","date":"2026-04-29T04:47:30","name":"[PULL,29/51] target/riscv: rvv: Add new VTYPE CSR field - altfmt","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-30-alistair.francis@wdc.com/mbox/"},{"id":2230004,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230004/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-31-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-31-alistair.francis@wdc.com>","date":"2026-04-29T04:47:31","name":"[PULL,30/51] target/riscv: rvv: Introduce reset_ill_vtype to reset illegal vtype CSR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-31-alistair.francis@wdc.com/mbox/"},{"id":2230019,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230019/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-32-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-32-alistair.francis@wdc.com>","date":"2026-04-29T04:47:32","name":"[PULL,31/51] target/riscv: Use the tb->cs_base as the extend tb flags","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-32-alistair.francis@wdc.com/mbox/"},{"id":2230005,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230005/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-33-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-33-alistair.francis@wdc.com>","date":"2026-04-29T04:47:33","name":"[PULL,32/51] target/riscv: Introduce altfmt into DisasContext","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-33-alistair.francis@wdc.com/mbox/"},{"id":2230036,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230036/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-34-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-34-alistair.francis@wdc.com>","date":"2026-04-29T04:47:34","name":"[PULL,33/51] target/riscv: Introduce BF16 canonical NaN for Zvfbfa extension","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-34-alistair.francis@wdc.com/mbox/"},{"id":2230009,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230009/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-35-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-35-alistair.francis@wdc.com>","date":"2026-04-29T04:47:35","name":"[PULL,34/51] target/riscv: rvv: Support Zvfbfa vector bf16 operations","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-35-alistair.francis@wdc.com/mbox/"},{"id":2230022,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230022/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-36-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-36-alistair.francis@wdc.com>","date":"2026-04-29T04:47:36","name":"[PULL,35/51] target/riscv: Expose Zvfbfa extension as a cpu property","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-36-alistair.francis@wdc.com/mbox/"},{"id":2230011,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230011/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-37-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-37-alistair.francis@wdc.com>","date":"2026-04-29T04:47:37","name":"[PULL,36/51] target/riscv: rvv: Allow fractional LMUL on vector SHA instructions","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-37-alistair.francis@wdc.com/mbox/"},{"id":2230017,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230017/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-38-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-38-alistair.francis@wdc.com>","date":"2026-04-29T04:47:38","name":"[PULL,37/51] target/riscv: tt-ascalon: Add Tenstorrent mvendorid","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-38-alistair.francis@wdc.com/mbox/"},{"id":2230030,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230030/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-39-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-39-alistair.francis@wdc.com>","date":"2026-04-29T04:47:39","name":"[PULL,38/51] hw/riscv/boot: Warn if a ELF format file is loaded as a binary","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-39-alistair.francis@wdc.com/mbox/"},{"id":2230006,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230006/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-40-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-40-alistair.francis@wdc.com>","date":"2026-04-29T04:47:40","name":"[PULL,39/51] target/riscv: fix RV32 stateen CSR handling","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-40-alistair.francis@wdc.com/mbox/"},{"id":2230038,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230038/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-41-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-41-alistair.francis@wdc.com>","date":"2026-04-29T04:47:41","name":"[PULL,40/51] target/riscv: Initialize riscv_excp_names[] and riscv_intr_names[] using designated initializer","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-41-alistair.francis@wdc.com/mbox/"},{"id":2230037,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230037/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-42-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-42-alistair.francis@wdc.com>","date":"2026-04-29T04:47:42","name":"[PULL,41/51] target/riscv: Mask xepc[0] only when Zc* extension is enabled","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-42-alistair.francis@wdc.com/mbox/"},{"id":2230018,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230018/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-43-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-43-alistair.francis@wdc.com>","date":"2026-04-29T04:47:43","name":"[PULL,42/51] target/riscv: Generate access fault if sc comparison fails","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-43-alistair.francis@wdc.com/mbox/"},{"id":2230007,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230007/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-44-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-44-alistair.francis@wdc.com>","date":"2026-04-29T04:47:44","name":"[PULL,43/51] target/riscv: Don't OR mip.SEIP when mvien is one","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-44-alistair.francis@wdc.com/mbox/"},{"id":2230023,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230023/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-45-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-45-alistair.francis@wdc.com>","date":"2026-04-29T04:47:45","name":"[PULL,44/51] target/riscv: Use ELEN for Fractional LMUL check","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-45-alistair.francis@wdc.com/mbox/"},{"id":2230008,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230008/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-46-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-46-alistair.francis@wdc.com>","date":"2026-04-29T04:47:46","name":"[PULL,45/51] target/riscv: fix address masking","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-46-alistair.francis@wdc.com/mbox/"},{"id":2230015,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230015/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-47-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-47-alistair.francis@wdc.com>","date":"2026-04-29T04:47:47","name":"[PULL,46/51] target/riscv: Add a helper to return the current effective priv mode","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-47-alistair.francis@wdc.com/mbox/"},{"id":2230014,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230014/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-48-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-48-alistair.francis@wdc.com>","date":"2026-04-29T04:47:48","name":"[PULL,47/51] target/riscv: Fix pointer masking PMM field selection logic","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-48-alistair.francis@wdc.com/mbox/"},{"id":2230034,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230034/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-49-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-49-alistair.francis@wdc.com>","date":"2026-04-29T04:47:49","name":"[PULL,48/51] target/riscv: Fix pointer masking for virtual-machine load/store insns","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-49-alistair.francis@wdc.com/mbox/"},{"id":2230026,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230026/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-50-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-50-alistair.francis@wdc.com>","date":"2026-04-29T04:47:50","name":"[PULL,49/51] target/riscv: Rename riscv_pm_get_virt_pmm() to riscv_pm_get_vm_ldst_pmm()","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-50-alistair.francis@wdc.com/mbox/"},{"id":2230031,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230031/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-51-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-51-alistair.francis@wdc.com>","date":"2026-04-29T04:47:51","name":"[PULL,50/51] target/riscv: Fix pointer masking translation mode check bug","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-51-alistair.francis@wdc.com/mbox/"},{"id":2230027,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230027/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-52-alistair.francis@wdc.com/","msgid":"<20260429044752.4176397-52-alistair.francis@wdc.com>","date":"2026-04-29T04:47:52","name":"[PULL,51/51] target/riscv: rvv: Handle mask/source overlap of vector reduction instructions","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-52-alistair.francis@wdc.com/mbox/"}]}