{"id":501889,"url":"http://patchwork.ozlabs.org/api/1.1/series/501889/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501889","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"Minor fixes and enhancements of RISC-V AIA devices","date":"2026-04-28T16:01:00","submitter":{"id":83153,"url":"http://patchwork.ozlabs.org/api/1.1/people/83153/?format=json","name":"Jim Shu","email":"jim.shu@sifive.com"},"version":1,"total":4,"received_total":4,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501889/mbox/","cover_letter":{"id":2229692,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2229692/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260428160103.3551125-1-jim.shu@sifive.com/","msgid":"<20260428160103.3551125-1-jim.shu@sifive.com>","date":"2026-04-28T16:00:59","name":"[0/4] Minor fixes and enhancements of RISC-V AIA devices","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260428160103.3551125-1-jim.shu@sifive.com/mbox/"},"patches":[{"id":2229688,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229688/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-2-jim.shu@sifive.com/","msgid":"<20260428160103.3551125-2-jim.shu@sifive.com>","date":"2026-04-28T16:01:00","name":"[1/4] hw/intc: riscv_aplic: Fix level trigger IRQ in direct delivery mode","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-2-jim.shu@sifive.com/mbox/"},{"id":2229691,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229691/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-3-jim.shu@sifive.com/","msgid":"<20260428160103.3551125-3-jim.shu@sifive.com>","date":"2026-04-28T16:01:01","name":"[2/4] hw/intc: riscv_aplic: Add reset API to APLIC","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-3-jim.shu@sifive.com/mbox/"},{"id":2229693,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229693/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-4-jim.shu@sifive.com/","msgid":"<20260428160103.3551125-4-jim.shu@sifive.com>","date":"2026-04-28T16:01:02","name":"[3/4] hw/intc: riscv_imsic: Add reset API to IMSIC","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-4-jim.shu@sifive.com/mbox/"},{"id":2229690,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229690/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-5-jim.shu@sifive.com/","msgid":"<20260428160103.3551125-5-jim.shu@sifive.com>","date":"2026-04-28T16:01:03","name":"[4/4] hw/intc: riscv_aplic: add trace events of APLIC read/write function","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428160103.3551125-5-jim.shu@sifive.com/mbox/"}]}