{"id":501756,"url":"http://patchwork.ozlabs.org/api/1.1/series/501756/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=501756","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.1/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"name":"SoCFPGA: Update DDR Support for Gen5/Arria10 in U-Boot","date":"2026-04-28T03:32:27","submitter":{"id":90458,"url":"http://patchwork.ozlabs.org/api/1.1/people/90458/?format=json","name":"YUSLAIMI, ALIF ZAKUAN","email":"alif.zakuan.yuslaimi@altera.com"},"version":2,"total":3,"received_total":3,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501756/mbox/","cover_letter":{"id":2229287,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2229287/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/cover/20260428033230.7777-1-alif.zakuan.yuslaimi@altera.com/","msgid":"<20260428033230.7777-1-alif.zakuan.yuslaimi@altera.com>","date":"2026-04-28T03:32:27","name":"[v2,0/3] SoCFPGA: Update DDR Support for Gen5/Arria10 in U-Boot","mbox":"http://patchwork.ozlabs.org/project/uboot/cover/20260428033230.7777-1-alif.zakuan.yuslaimi@altera.com/mbox/"},"patches":[{"id":2229288,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229288/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260428033230.7777-2-alif.zakuan.yuslaimi@altera.com/","msgid":"<20260428033230.7777-2-alif.zakuan.yuslaimi@altera.com>","date":"2026-04-28T03:32:28","name":"[v2,1/3] arm: socfpga: Consolidate dram_bank_mmu_setup()","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260428033230.7777-2-alif.zakuan.yuslaimi@altera.com/mbox/"},{"id":2229289,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229289/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260428033230.7777-3-alif.zakuan.yuslaimi@altera.com/","msgid":"<20260428033230.7777-3-alif.zakuan.yuslaimi@altera.com>","date":"2026-04-28T03:32:29","name":"[v2,2/3] ddr: altera: gen5: Add DRAM size checking","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260428033230.7777-3-alif.zakuan.yuslaimi@altera.com/mbox/"},{"id":2229290,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229290/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260428033230.7777-4-alif.zakuan.yuslaimi@altera.com/","msgid":"<20260428033230.7777-4-alif.zakuan.yuslaimi@altera.com>","date":"2026-04-28T03:32:30","name":"[v2,3/3] ddr: socfpga: Add ECC DRAM scrubbing support for Gen5/Arria10","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260428033230.7777-4-alif.zakuan.yuslaimi@altera.com/mbox/"}]}