{"id":501717,"url":"http://patchwork.ozlabs.org/api/1.1/series/501717/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501717","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"QEMU: CXL Type-2 device passthrough via vfio-pci","date":"2026-04-27T18:12:35","submitter":{"id":92895,"url":"http://patchwork.ozlabs.org/api/1.1/people/92895/?format=json","name":"Manish Honap","email":"mhonap@nvidia.com"},"version":1,"total":9,"received_total":9,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501717/mbox/","cover_letter":{"id":2229153,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2229153/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260427181235.3003865-1-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-1-mhonap@nvidia.com>","date":"2026-04-27T18:12:26","name":"[RFC,0/9] QEMU: CXL Type-2 device passthrough via vfio-pci","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260427181235.3003865-1-mhonap@nvidia.com/mbox/"},"patches":[{"id":2229151,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229151/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-2-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-2-mhonap@nvidia.com>","date":"2026-04-27T18:12:27","name":"[RFC,1/9] hw/arm/virt: Add CXL FMWS PA window for device memory","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-2-mhonap@nvidia.com/mbox/"},{"id":2229150,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229150/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-3-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-3-mhonap@nvidia.com>","date":"2026-04-27T18:12:28","name":"[RFC,2/9] cxl: Add preserve_config to pxb-cxl OSC method","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-3-mhonap@nvidia.com/mbox/"},{"id":2229157,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229157/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-4-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-4-mhonap@nvidia.com>","date":"2026-04-27T18:12:29","name":"[RFC,3/9] linux-headers: Update vfio.h for CXL Type-2 device passthrough","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-4-mhonap@nvidia.com/mbox/"},{"id":2229155,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229155/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-5-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-5-mhonap@nvidia.com>","date":"2026-04-27T18:12:30","name":"[RFC,4/9] hw/vfio/region: Add vfio_region_setup_with_ops() for custom region ops","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-5-mhonap@nvidia.com/mbox/"},{"id":2229152,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229152/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-6-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-6-mhonap@nvidia.com>","date":"2026-04-27T18:12:31","name":"[RFC,5/9] hw/vfio/pci: Add CXL Type-2 device detection and region setup","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-6-mhonap@nvidia.com/mbox/"},{"id":2229149,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229149/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-7-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-7-mhonap@nvidia.com>","date":"2026-04-27T18:12:32","name":"[RFC,6/9] hw/vfio/pci: Wire CXL component-register BAR with COMP_REGS overlay","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-7-mhonap@nvidia.com/mbox/"},{"id":2229154,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229154/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-8-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-8-mhonap@nvidia.com>","date":"2026-04-27T18:12:33","name":"[RFC,7/9] hw/vfio+cxl: Program HDM decoder 0 at machine_done for firmware-committed devices","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-8-mhonap@nvidia.com/mbox/"},{"id":2229156,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229156/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-9-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-9-mhonap@nvidia.com>","date":"2026-04-27T18:12:34","name":"[RFC,8/9] hw/arm/smmu-common: Allow pxb-cxl as SMMUv3 primary bus","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-9-mhonap@nvidia.com/mbox/"},{"id":2229147,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229147/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-10-mhonap@nvidia.com/","msgid":"<20260427181235.3003865-10-mhonap@nvidia.com>","date":"2026-04-27T18:12:35","name":"[RFC,9/9] vfio/listener: Skip DMA mapping for VFIO-owned RAM-device regions","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427181235.3003865-10-mhonap@nvidia.com/mbox/"}]}