{"id":501338,"url":"http://patchwork.ozlabs.org/api/1.1/series/501338/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501338","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"Support the true Zicclsm extension","date":"2026-04-24T10:27:56","submitter":{"id":79604,"url":"http://patchwork.ozlabs.org/api/1.1/people/79604/?format=json","name":"Frank Chang","email":"frank.chang@sifive.com"},"version":1,"total":4,"received_total":4,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501338/mbox/","cover_letter":{"id":2227821,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2227821/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260424102800.24022-1-frank.chang@sifive.com/","msgid":"<20260424102800.24022-1-frank.chang@sifive.com>","date":"2026-04-24T10:27:56","name":"[0/4] Support the true Zicclsm extension","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260424102800.24022-1-frank.chang@sifive.com/mbox/"},"patches":[{"id":2227824,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2227824/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-2-frank.chang@sifive.com/","msgid":"<20260424102800.24022-2-frank.chang@sifive.com>","date":"2026-04-24T10:27:57","name":"[1/4] target/riscv: Add Zicclsm CPU option","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-2-frank.chang@sifive.com/mbox/"},{"id":2227822,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2227822/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-3-frank.chang@sifive.com/","msgid":"<20260424102800.24022-3-frank.chang@sifive.com>","date":"2026-04-24T10:27:58","name":"[2/4] target/riscv: Support raising misaligned exceptions for scalar loads/stores","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-3-frank.chang@sifive.com/mbox/"},{"id":2227823,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2227823/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-4-frank.chang@sifive.com/","msgid":"<20260424102800.24022-4-frank.chang@sifive.com>","date":"2026-04-24T10:27:59","name":"[3/4] target/riscv: Support raising misaligned exceptions for vector loads/stores","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-4-frank.chang@sifive.com/mbox/"},{"id":2227825,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2227825/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-5-frank.chang@sifive.com/","msgid":"<20260424102800.24022-5-frank.chang@sifive.com>","date":"2026-04-24T10:28:00","name":"[4/4] target/riscv: Expose Zicclsm extension as a CPU property","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424102800.24022-5-frank.chang@sifive.com/mbox/"}]}