{"id":499370,"url":"http://patchwork.ozlabs.org/api/1.1/series/499370/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/list/?series=499370","project":{"id":46,"url":"http://patchwork.ozlabs.org/api/1.1/projects/46/?format=json","name":"Intel Wired Ethernet development","link_name":"intel-wired-lan","list_id":"intel-wired-lan.osuosl.org","list_email":"intel-wired-lan@osuosl.org","web_url":"","scm_url":"","webscm_url":""},"name":"dpll/ice: Add TXC DPLL type and full TX reference clock control for E825","date":"2026-04-09T23:51:14","submitter":{"id":82711,"url":"http://patchwork.ozlabs.org/api/1.1/people/82711/?format=json","name":"Nitka, Grzegorz","email":"grzegorz.nitka@intel.com"},"version":6,"total":8,"received_total":8,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/499370/mbox/","cover_letter":{"id":2221605,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2221605/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/cover/20260409235122.436749-1-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-1-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:14","name":"[v6,net-next,0/8] dpll/ice: Add TXC DPLL type and full TX reference clock control for E825","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/cover/20260409235122.436749-1-grzegorz.nitka@intel.com/mbox/"},"patches":[{"id":2221606,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221606/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-2-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-2-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:15","name":"[v6,net-next,1/8] dpll: add new DPLL type for transmit clock (TXC) usage","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-2-grzegorz.nitka@intel.com/mbox/"},{"id":2221607,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221607/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-3-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-3-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:16","name":"[v6,net-next,2/8] dpll: allow registering FW-identified pin with a different DPLL","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-3-grzegorz.nitka@intel.com/mbox/"},{"id":2221608,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221608/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-4-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-4-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:17","name":"[v6,net-next,3/8] dpll: extend pin notifier and netlink events with notification source ID","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-4-grzegorz.nitka@intel.com/mbox/"},{"id":2221609,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221609/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-5-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-5-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:18","name":"[v6,net-next,4/8] dpll: zl3073x: allow SyncE_Ref pin state change","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-5-grzegorz.nitka@intel.com/mbox/"},{"id":2221610,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221610/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-6-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-6-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:19","name":"[v6,net-next,5/8] ice: introduce TXC DPLL device and TX ref clock pin framework for E825","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-6-grzegorz.nitka@intel.com/mbox/"},{"id":2221611,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221611/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-7-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-7-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:20","name":"[v6,net-next,6/8] ice: implement CPI support for E825C","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-7-grzegorz.nitka@intel.com/mbox/"},{"id":2221612,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221612/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-8-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-8-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:21","name":"[v6,net-next,7/8] ice: add Tx reference clock index handling to AN restart command","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-8-grzegorz.nitka@intel.com/mbox/"},{"id":2221613,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221613/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-9-grzegorz.nitka@intel.com/","msgid":"<20260409235122.436749-9-grzegorz.nitka@intel.com>","date":"2026-04-09T23:51:22","name":"[v6,net-next,8/8] ice: implement E825 TX ref clock control and TXC hardware sync status","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260409235122.436749-9-grzegorz.nitka@intel.com/mbox/"}]}