{"id":499063,"url":"http://patchwork.ozlabs.org/api/1.1/series/499063/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/list/?series=499063","project":{"id":70,"url":"http://patchwork.ozlabs.org/api/1.1/projects/70/?format=json","name":"Linux KVM RISC-V","link_name":"kvm-riscv","list_id":"kvm-riscv.lists.infradead.org","list_email":"kvm-riscv@lists.infradead.org","web_url":"","scm_url":"","webscm_url":""},"name":"riscv: Generate riscv instruction functions","date":"2026-04-08T04:45:48","submitter":{"id":92521,"url":"http://patchwork.ozlabs.org/api/1.1/people/92521/?format=json","name":"Charlie Jenkins via B4 Relay","email":"devnull+thecharlesjenkins.gmail.com@kernel.org"},"version":1,"total":16,"received_total":15,"received_all":false,"mbox":"http://patchwork.ozlabs.org/series/499063/mbox/","cover_letter":{"id":2220780,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2220780/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/cover/20260407-riscv_insn_table-v1-0-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-0-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:48","name":"[00/16] riscv: Generate riscv instruction functions","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/cover/20260407-riscv_insn_table-v1-0-54b4736a1e77@gmail.com/mbox/"},"patches":[{"id":2220782,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220782/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-2-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-2-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:50","name":"[02/16] riscv: alternatives: Use generated instruction headers for patching code","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-2-54b4736a1e77@gmail.com/mbox/"},{"id":2220784,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220784/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-3-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-3-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:51","name":"[03/16] riscv: kgdb: Use generated instruction headers","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-3-54b4736a1e77@gmail.com/mbox/"},{"id":2220785,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220785/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-4-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-4-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:52","name":"[04/16] riscv: kprobes: Use generated instruction headers","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-4-54b4736a1e77@gmail.com/mbox/"},{"id":2220783,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220783/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-5-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-5-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:53","name":"[05/16] riscv: cfi: Use generated instruction headers","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-5-54b4736a1e77@gmail.com/mbox/"},{"id":2220788,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220788/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-6-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-6-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:54","name":"[06/16] riscv: Use generated instruction headers for misaligned loads/stores","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-6-54b4736a1e77@gmail.com/mbox/"},{"id":2220787,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220787/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-7-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-7-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:55","name":"[07/16] riscv: kvm: Use generated instruction headers for csr code","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-7-54b4736a1e77@gmail.com/mbox/"},{"id":2220779,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220779/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-8-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-8-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:56","name":"[08/16] riscv: kvm: Fix MMIO emulation for sign-extended insns","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-8-54b4736a1e77@gmail.com/mbox/"},{"id":2220781,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220781/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-9-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-9-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:57","name":"[09/16] KVM: device: Add test device","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-9-54b4736a1e77@gmail.com/mbox/"},{"id":2220786,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220786/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-10-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-10-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:58","name":"[10/16] KVM: riscv: selftests: Add mmio test","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-10-54b4736a1e77@gmail.com/mbox/"},{"id":2220790,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220790/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-11-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-11-54b4736a1e77@gmail.com>","date":"2026-04-08T04:45:59","name":"[11/16] riscv: kvm: Use generated instruction headers for mmio emulation","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-11-54b4736a1e77@gmail.com/mbox/"},{"id":2220789,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220789/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-12-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-12-54b4736a1e77@gmail.com>","date":"2026-04-08T04:46:00","name":"[12/16] riscv: kvm: Add emulated test csr","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-12-54b4736a1e77@gmail.com/mbox/"},{"id":2220791,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220791/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-13-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-13-54b4736a1e77@gmail.com>","date":"2026-04-08T04:46:01","name":"[13/16] KVM: riscv: selftests: Add csr emulation test","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-13-54b4736a1e77@gmail.com/mbox/"},{"id":2220792,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220792/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-14-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-14-54b4736a1e77@gmail.com>","date":"2026-04-08T04:46:02","name":"[14/16] riscv: kvm: Use generated instruction headers for csr emulation","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-14-54b4736a1e77@gmail.com/mbox/"},{"id":2220794,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220794/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-15-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-15-54b4736a1e77@gmail.com>","date":"2026-04-08T04:46:03","name":"[15/16] riscv: kexec: Use generated instruction headers for kexec relocations","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-15-54b4736a1e77@gmail.com/mbox/"},{"id":2220793,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220793/?format=json","web_url":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-16-54b4736a1e77@gmail.com/","msgid":"<20260407-riscv_insn_table-v1-16-54b4736a1e77@gmail.com>","date":"2026-04-08T04:46:04","name":"[16/16] riscv: Remove unused instruction headers","mbox":"http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260407-riscv_insn_table-v1-16-54b4736a1e77@gmail.com/mbox/"}]}