{"id":2232037,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2232037/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260502101319.2364052-4-inochiama@gmail.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.1/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260502101319.2364052-4-inochiama@gmail.com>","date":"2026-05-02T10:13:16","name":"[3/5] dt-bindings: PCI: snps,dw-pcie: Add msi-parent for msi handle check","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"92a4644be4d8dd1e4e0ba2151024118bb2bf8a04","submitter":{"id":89342,"url":"http://patchwork.ozlabs.org/api/1.1/people/89342/?format=json","name":"Inochi Amaoto","email":"inochiama@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260502101319.2364052-4-inochiama@gmail.com/mbox/","series":[{"id":502524,"url":"http://patchwork.ozlabs.org/api/1.1/series/502524/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=502524","date":"2026-05-02T10:13:13","name":"riscv: spacemit: Add PCIe RC controller support for K3","version":1,"mbox":"http://patchwork.ozlabs.org/series/502524/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2232037/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2232037/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=kiCgcBXU;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53621-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"kiCgcBXU\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.215.175","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g73gX6LZcz1yJw\n\tfor ; Sat, 02 May 2026 20:15:04 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id AF2573028838\n\tfor ; Sat, 2 May 2026 10:14:07 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 814A432C302;\n\tSat, 2 May 2026 10:13:53 +0000 (UTC)","from mail-pg1-f175.google.com (mail-pg1-f175.google.com\n [209.85.215.175])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 2B62D3264E7\n\tfor ; Sat, 2 May 2026 10:13:50 +0000 (UTC)","by mail-pg1-f175.google.com with SMTP id\n 41be03b00d2f7-c76cce85bd9so956452a12.1\n for ; Sat, 02 May 2026 03:13:50 -0700 (PDT)","from localhost ([2001:19f0:8001:1b2d:5400:5ff:fefa:a95d])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b9cae6d123sm50453575ad.84.2026.05.02.03.13.48\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sat, 02 May 2026 03:13:48 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777716832; cv=none;\n b=LxVuXBZezmFzjVuYMFFmT/947zLwgrNdiRL3jc7h3IRMiybFn5Z9mp/1n6KnJ9UZyGhBFU+qz8dlYgy9P02CsiWxbOvG4qS9UyX181fu6Q2htVFra2iEqRy6mb8IpBusyY5ux+kVaSRhVeyB9vtnh+aNybEjAonyRCpB0utauok=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777716832; c=relaxed/simple;\n\tbh=Qeyor5pnGeEUxHDLnSAUNrklZACkQd3iPe/8N51JgLc=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=p482qd3h64hMdRtTmRTpKPiRRm8l+NXPEwUOA612jdO6LrLhWiuNiUB55i2QdWlu5kbxH5FAfrAil9ASMCs1A2Kha4/kzhlc/o3nz0I4hLQOdCRDA58vGDLAz+Has4w7HGvOBi0B4FvBa6GCMMON/lYj+tf7UdNcBXFuxbO9JWA=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=kiCgcBXU; arc=none smtp.client-ip=209.85.215.175","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777716829; x=1778321629;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=/xxbrEotld4A1INaWDXAQzVmz+vSmMssLxNlmQzLKGY=;\n b=kiCgcBXUAWJwH10riDIuTSYrQlMnGZsVj4epzPPBHl080ttjr14cLDKL1p0snx+G28\n tQjqxbX5VnOLP+iq+VJjGLQtcXXPsxASvjFC0ApGjGhHTfnuoiLjAoDXQR6e8cmeCB7Q\n 15KS27gs2IMoYMjl1veGxvx68ZUm74wG5isPB5cPprXApLamM8Pvp9khv4c0BB4QpOyl\n 7VwNlMVd6pBprulFCc/qO0fPDqSKpfP2NkNsxKmq2rzzXw1z3Z86UC4n1ZbzQKY3mL1I\n McSAKrPWYBa4BP6DnDBf2+BU2JW8y7tlhd6VIneWs+hrpJiADqWIzoJ88j0CWZapX/CN\n OQcg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777716829; x=1778321629;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=/xxbrEotld4A1INaWDXAQzVmz+vSmMssLxNlmQzLKGY=;\n b=eB6hjLA7xGBsb9TIq8bmfvRVTGyd7y1l6lzLRPNROXJS+Oon7FesA7708f0yI7MHoM\n VN02q5S8hlyok2PIZB/N1fx3JBo3KLLP0K7WQtODPZ58xzAddSxHjDXKBFnjq50SdYsb\n LMuzJZNlouhOt9Vvzh+3Tqr4fLWldLIpkIzRczCLr6JJKfms0hMEC50W1+Vpb4OKrj/0\n Ol3k6f1qAGxN/KB0PSH5Zh2goLiBIONi7SoRkv0Qw/XtmAAr4xfEns0fII7gqojsEo6w\n 1CiZtufW6XnUzZJL1Cnh5P+T0Fs4xgK2yYKH1N0Nk7IozC+QxG6zYnlEt1n724lnJYAi\n 3zsg==","X-Gm-Message-State":"AOJu0YzQQkLl0be22JIUkAf5QA6pzfZnB+EF3epmTkP8M5YvmngNTXdN\n\tuehAI+AxlZuGMTBxcQ7yqfdQCI9ihJmlazgmEoMyJon1VIz2Me0nKgB9","X-Gm-Gg":"AeBDieuUXXh8Uu8pjyH1g4JtAAxPWX0dHWfn3OyKbWCILj/CAdOGr+t0htahI3bwIUg\n\td9D7boOBr/FMHu2YYsSiSpkzUTPkU+6l37NxLT7N43gCQhpLloec/wwhVWHHzaIniFex/lqiHix\n\tFl0LUe7G1UcAulV0ukJAvfbUM2nYj2cFtThUQC6dTH/tJwKFCTl/iteuuD05kxq/O3aaEp21PDt\n\tBQYduJo1o0hgWWrJpuPX3MMIWzz27hAv2UWIOKuV+ugTAtj8yp79zhow+888lCSYvbej5OdD3ou\n\trZjlGv+Bchbore4CZqFvr3KQmZQq1UJ/qBsG85vlma4AxygPGEGDmj6O4kkDhW+znnkqbMfLdZ+\n\tvqdTQ59Y12cag/AOpz/thkXxgnqkqucr27KwLecan6o55sGfWV4Czn0tyRD2MkDb5fMuwiWZisH\n\tqGWNuK+jLvgPrtW23lEc7tCu4vWk1u5xCEhW/H30FuNxvI","X-Received":"by 2002:a17:902:d20c:b0:2b9:ce81:fd75 with SMTP id\n d9443c01a7336-2b9f25674cemr17239855ad.11.1777716829028;\n Sat, 02 May 2026 03:13:49 -0700 (PDT)","From":"Inochi Amaoto ","To":"Jingoo Han ,\n Manivannan Sadhasivam , Bjorn Helgaas ,\n Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84?=\n\t=?utf-8?q?ski?= , Rob Herring ,\n Krzysztof Kozlowski , Conor Dooley ,\n Yixun Lan , Paul Walmsley ,\n Palmer Dabbelt , Albert Ou ,\n Alexandre Ghiti , Inochi Amaoto ,\n Alex Elder ,\n Gustavo Pimentel ","Cc":"linux-pci@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tlinux-riscv@lists.infradead.org,\n\tspacemit@lists.linux.dev,\n\tYixun Lan ,\n\tLongbin Li ","Subject":"[PATCH 3/5] dt-bindings: PCI: snps,dw-pcie: Add msi-parent for msi\n handle check","Date":"Sat, 2 May 2026 18:13:16 +0800","Message-ID":"<20260502101319.2364052-4-inochiama@gmail.com>","X-Mailer":"git-send-email 2.54.0","In-Reply-To":"<20260502101319.2364052-1-inochiama@gmail.com>","References":"<20260502101319.2364052-1-inochiama@gmail.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"The IMSIC device on RISC-V based system does not require ID\nremapping for MSI. So this device only needs \"msi-parent\"\nproperty for IMSIC-based SoC, and the \"msi-map\" is not a\nnecessary property.\n\nAdd new condition for msi handling on IMSIC based SoC.\n\nSigned-off-by: Inochi Amaoto \n---\n Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml | 7 +++++--\n 1 file changed, 5 insertions(+), 2 deletions(-)","diff":"diff --git a/Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml b/Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml\nindex b3216141881c..6a595207fae1 100644\n--- a/Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml\n+++ b/Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml\n@@ -27,8 +27,11 @@ allOf:\n - $ref: /schemas/pci/snps,dw-pcie-common.yaml#\n - if:\n not:\n- required:\n- - msi-map\n+ oneOf:\n+ - required:\n+ - msi-map\n+ - required:\n+ - msi-parent\n then:\n properties:\n interrupt-names:\n","prefixes":["3/5"]}