{"id":2231024,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231024/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260430093810.2762539-11-peter.maydell@linaro.org/","project":{"id":69,"url":"http://patchwork.ozlabs.org/api/1.1/projects/69/?format=json","name":"QEMU powerpc development","link_name":"qemu-ppc","list_id":"qemu-ppc.nongnu.org","list_email":"qemu-ppc@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260430093810.2762539-11-peter.maydell@linaro.org>","date":"2026-04-30T09:37:55","name":"[v2,10/25] target: Rename cpu_get_phys_page_{,attrs_}debug","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"fdae978c4f192e3e40bb18ee1eaba8788a7e28c5","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/1.1/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260430093810.2762539-11-peter.maydell@linaro.org/mbox/","series":[{"id":502256,"url":"http://patchwork.ozlabs.org/api/1.1/series/502256/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/list/?series=502256","date":"2026-04-30T09:37:46","name":"Handle sub-page granularity in cpu_memory_rw_debug()","version":2,"mbox":"http://patchwork.ozlabs.org/series/502256/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2231024/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2231024/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=wRiPBilh;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5q3X3Q93z1xqf\n\tfor ; Thu, 30 Apr 2026 19:43:04 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wINrD-0005Fq-Ir; Thu, 30 Apr 2026 05:38:55 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wINqy-0004nA-Lu\n for qemu-ppc@nongnu.org; Thu, 30 Apr 2026 05:38:42 -0400","from mail-wr1-x433.google.com ([2a00:1450:4864:20::433])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wINqk-0002Xh-Lp\n for qemu-ppc@nongnu.org; Thu, 30 Apr 2026 05:38:38 -0400","by mail-wr1-x433.google.com with SMTP id\n ffacd0b85a97d-444826c16ffso634028f8f.1\n for ; Thu, 30 Apr 2026 02:38:26 -0700 (PDT)","from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-447b421721fsm10816795f8f.15.2026.04.30.02.38.23\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 30 Apr 2026 02:38:24 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777541905; x=1778146705; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=a3VHUpeET5mE4ABlG1aCJty2zCZSCJVxDWKrB9qKNsA=;\n b=wRiPBilhEdV2bqIYOVxmKDq4TYM0/WdHxxzwXLo7JYziuDC6ACzGd2Dy+qoslx22vs\n FSUrFe1HhZdp/6+D0KBzWBaFD5HWNpmsRMO5kqhKUyeKzRMLiI9wHWU+/X16f7y6KWaU\n BWJFlrJfsOTmZOTI57MPbuuFDk1hdYhpNDuVYQd+gn6bGMJhDQdblJmObDP5vLVozzdg\n vur9ZqvXqgByWtOj06QHH3sN7USILjQcxgn/uqlx+GAYT+1FImEDs5zs1grHD5JeTqH7\n dKyn4Gka64gMwSVh1+/qw2W+MlZ1BL/EAnE6IbxaqRc0EVpg3OsBzPTjRfdm4jyMIEC7\n 3e0g==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777541905; x=1778146705;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=a3VHUpeET5mE4ABlG1aCJty2zCZSCJVxDWKrB9qKNsA=;\n b=haqmD9ueMIG2+NKb+XIhTt7CamX600sy3gHPOQVR6DAT6ejXuOKSfw659XuOXO8OLx\n jh1Y9aKxMWTAfsnUumLN57iXtjkgKDl4vXS4AXY8dneap+Qjg1wfB05mZjZO+BdgaZTT\n 6bOK/rfzeT4Lnw1jwlAJ5mIEX+izIhN/dhz09GflM3EUN7S6Wp9iiBGE9Qd1Xm/sp/CZ\n nIKeP4pO99m/Vjfhnuo/77kF+5NnJuVUonrimumahvIDOyLuQaaLBiHA+p2DRkV/Uflx\n TpqH0xmf+PtDH9S/1iRkmnsXrro24H+nbaVwksfT9M+Zjt92Gwhx/kfnqcZDt2mG3Xqf\n TsTw==","X-Forwarded-Encrypted":"i=1;\n AFNElJ81Dszu2dZceXV5bJLRvVIW5/AMMcTiJJZ65LY1IYfSZYQURjNKd1DYgE3s6+EwvdkMyId46llvkQ==@nongnu.org","X-Gm-Message-State":"AOJu0YyNpGPgwPb8DQhRXW1L4ViOi6DR9F+kwBi+AbECpTcRu/zwiVt7\n MPKRgIexbX63siFlDESZLdIXSIZTfsMcbMnSe95bTVBJmFe/s+H89gUDXPCAg/K+ffs=","X-Gm-Gg":"AeBDievBjtv/JiXtmt5tlpAVM+XemE3b4QYPgMgBroyFNaGRpzb6HVqf3l4L/oSN9BO\n 4U8H9famQKFKCAK6/jMJb9zjp1m/pKJyRELXoWogeGAPa7hBlRVf9BhcwTgQDxkKWDkg6oldTPG\n /6ecfCtRSh/iHX+KhfbheCfUTs1z5LdivsSmTmb3e8dLdaJNJtjwvtsxuS4SoUVevTnd5hSDkmO\n n5iQqq68TvPqMz96UhIk29c4Wa/JjX/A2w+gI6TSzdvT/CEJ1wgkHZ5fKFaLZK9sXPO9Tu+jGxV\n +AnjkpX1tASft+7Zjw6q1x1JjSKpHLgHZm4IxpeEdDnkbfGHQnm/KoqjW5L7qcjwglmBzTcGg7e\n 7+gg9y9vL+tNQ0LhzqwbvusPRmmR1WTitMmLV8+SkLd8vdJ752ZYqOrs4hJojJvGW2o25d5uHj5\n 5sdH3TeNRVOaOexKcuUkPiC2hw38rJglkP0t8ZDkLkGm8Js2ysPY4pHgdkJpM7s4Z0KMZdjoeu4\n QkWE6729xORNVtdCG4AXjWlzR04m7YndxSyNCUA3g==","X-Received":"by 2002:a05:6000:1789:b0:43d:1df7:ed24 with SMTP id\n ffacd0b85a97d-4493f42ce1amr3240933f8f.21.1777541905086;\n Thu, 30 Apr 2026 02:38:25 -0700 (PDT)","From":"Peter Maydell ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org, qemu-ppc@nongnu.org, qemu-riscv@nongnu.org,\n qemu-s390x@nongnu.org,\n =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= ,\n Marcel Apfelbaum ,\n Yanan Wang , Zhao Liu ,\n Paolo Bonzini ,\n Richard Henderson ,\n \"Dr. David Alan Gilbert\" ,\n =?utf-8?q?Alex_Benn=C3=A9e?= ,\n Alexandre Iooss , Mahmoud Mandour ,\n Peter Xu , \"Edgar E. Iglesias\" ,\n Jiaxun Yang , Nicholas Piggin ,\n Chinmay Rath , Glenn Miles ,\n Palmer Dabbelt ,\n Alistair Francis , Weiwei Li ,\n Daniel Henrique Barboza ,\n Liu Zhiwei ,\n Chao Liu , Ilya Leoshkevich ,\n David Hildenbrand ,\n Mark Cave-Ayland ,\n Artyom Tarasenko , Max Filippov ","Subject":"[PATCH v2 10/25] target: Rename cpu_get_phys_page_{,attrs_}debug","Date":"Thu, 30 Apr 2026 10:37:55 +0100","Message-ID":"<20260430093810.2762539-11-peter.maydell@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260430093810.2762539-1-peter.maydell@linaro.org>","References":"<20260430093810.2762539-1-peter.maydell@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::433;\n envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x433.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-ppc@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Rename cpu_phys_page_debug() and cpu_phys_page_attrs_debug() to\ncpu_phys_addr_debug() and cpu_phys_addr_attrs_debug().\n\nCommit created with:\n sed -i -e 's/cpu_get_phys_page_debug/cpu_get_phys_addr_debug/g;s/cpu_get_phys_page_attrs_debug/cpu_get_phys_addr_attrs_debug/g' $(git grep -l cpu_get_phys_page)\n\nSigned-off-by: Peter Maydell \nReviewed-by: Philippe Mathieu-Daudé \nReviewed-by: Richard Henderson \nMessage-id: 20260417173105.1648172-10-peter.maydell@linaro.org\n---\n hw/core/cpu-system.c | 6 +++---\n hw/i386/vapic.c | 4 ++--\n hw/xtensa/sim.c | 2 +-\n hw/xtensa/xtfpga.c | 2 +-\n include/hw/core/cpu.h | 8 ++++----\n monitor/hmp-cmds.c | 2 +-\n plugins/api.c | 2 +-\n system/physmem.c | 2 +-\n target/sparc/mmu_helper.c | 6 +++---\n target/xtensa/xtensa-semi.c | 2 +-\n 10 files changed, 18 insertions(+), 18 deletions(-)","diff":"diff --git a/hw/core/cpu-system.c b/hw/core/cpu-system.c\nindex 93dc861083..05c126ecb6 100644\n--- a/hw/core/cpu-system.c\n+++ b/hw/core/cpu-system.c\n@@ -55,7 +55,7 @@ bool cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list,\n return false;\n }\n \n-hwaddr cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,\n+hwaddr cpu_get_phys_addr_attrs_debug(CPUState *cpu, vaddr addr,\n MemTxAttrs *attrs)\n {\n hwaddr paddr;\n@@ -73,11 +73,11 @@ hwaddr cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,\n return paddr;\n }\n \n-hwaddr cpu_get_phys_page_debug(CPUState *cpu, vaddr addr)\n+hwaddr cpu_get_phys_addr_debug(CPUState *cpu, vaddr addr)\n {\n MemTxAttrs attrs = {};\n \n- return cpu_get_phys_page_attrs_debug(cpu, addr, &attrs);\n+ return cpu_get_phys_addr_attrs_debug(cpu, addr, &attrs);\n }\n \n int cpu_asidx_from_attrs(CPUState *cpu, MemTxAttrs attrs)\ndiff --git a/hw/i386/vapic.c b/hw/i386/vapic.c\nindex 3738031a05..225f19a75c 100644\n--- a/hw/i386/vapic.c\n+++ b/hw/i386/vapic.c\n@@ -173,7 +173,7 @@ static int find_real_tpr_addr(VAPICROMState *s, CPUX86State *env)\n * virtual address space for the APIC mapping.\n */\n for (addr = 0xfffff000; addr >= 0x80000000; addr -= TARGET_PAGE_SIZE) {\n- paddr = cpu_get_phys_page_debug(cs, addr);\n+ paddr = cpu_get_phys_addr_debug(cs, addr);\n if (paddr != APIC_DEFAULT_ADDRESS) {\n continue;\n }\n@@ -305,7 +305,7 @@ static int update_rom_mapping(VAPICROMState *s, CPUX86State *env, target_ulong i\n \n /* find out virtual address of the ROM */\n rom_state_vaddr = s->rom_state_paddr + (ip & 0xf0000000);\n- paddr = cpu_get_phys_page_debug(cs, rom_state_vaddr);\n+ paddr = cpu_get_phys_addr_debug(cs, rom_state_vaddr);\n if (paddr == -1) {\n return -1;\n }\ndiff --git a/hw/xtensa/sim.c b/hw/xtensa/sim.c\nindex 994460d041..32eb16442f 100644\n--- a/hw/xtensa/sim.c\n+++ b/hw/xtensa/sim.c\n@@ -41,7 +41,7 @@ static uint64_t translate_phys_addr(void *opaque, uint64_t addr)\n {\n XtensaCPU *cpu = opaque;\n \n- return cpu_get_phys_page_debug(CPU(cpu), addr);\n+ return cpu_get_phys_addr_debug(CPU(cpu), addr);\n }\n \n static void sim_reset(void *opaque)\ndiff --git a/hw/xtensa/xtfpga.c b/hw/xtensa/xtfpga.c\nindex 5e509216df..256497e162 100644\n--- a/hw/xtensa/xtfpga.c\n+++ b/hw/xtensa/xtfpga.c\n@@ -192,7 +192,7 @@ static uint64_t translate_phys_addr(void *opaque, uint64_t addr)\n {\n XtensaCPU *cpu = opaque;\n \n- return cpu_get_phys_page_debug(CPU(cpu), addr);\n+ return cpu_get_phys_addr_debug(CPU(cpu), addr);\n }\n \n static void xtfpga_reset(void *opaque)\ndiff --git a/include/hw/core/cpu.h b/include/hw/core/cpu.h\nindex 207a7a1bec..9d6b4fd697 100644\n--- a/include/hw/core/cpu.h\n+++ b/include/hw/core/cpu.h\n@@ -745,7 +745,7 @@ enum CPUDumpFlags {\n void cpu_dump_state(CPUState *cpu, FILE *f, int flags);\n \n /**\n- * cpu_get_phys_page_attrs_debug:\n+ * cpu_get_phys_addr_attrs_debug:\n * @cpu: The CPU to obtain the physical page address for.\n * @addr: The virtual address.\n * @attrs: Updated on return with the memory transaction attributes to use\n@@ -757,11 +757,11 @@ void cpu_dump_state(CPUState *cpu, FILE *f, int flags);\n *\n * Returns: Corresponding physical page address or -1 if no page found.\n */\n-hwaddr cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,\n+hwaddr cpu_get_phys_addr_attrs_debug(CPUState *cpu, vaddr addr,\n MemTxAttrs *attrs);\n \n /**\n- * cpu_get_phys_page_debug:\n+ * cpu_get_phys_addr_debug:\n * @cpu: The CPU to obtain the physical page address for.\n * @addr: The virtual address.\n *\n@@ -770,7 +770,7 @@ hwaddr cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,\n *\n * Returns: Corresponding physical page address or -1 if no page found.\n */\n-hwaddr cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);\n+hwaddr cpu_get_phys_addr_debug(CPUState *cpu, vaddr addr);\n \n /** cpu_asidx_from_attrs:\n * @cpu: CPU\ndiff --git a/monitor/hmp-cmds.c b/monitor/hmp-cmds.c\nindex bc26b39d70..e6d8322bcc 100644\n--- a/monitor/hmp-cmds.c\n+++ b/monitor/hmp-cmds.c\n@@ -720,7 +720,7 @@ void hmp_gva2gpa(Monitor *mon, const QDict *qdict)\n return;\n }\n \n- gpa = cpu_get_phys_page_debug(cs, addr & TARGET_PAGE_MASK);\n+ gpa = cpu_get_phys_addr_debug(cs, addr & TARGET_PAGE_MASK);\n if (gpa == -1) {\n monitor_printf(mon, \"Unmapped\\n\");\n } else {\ndiff --git a/plugins/api.c b/plugins/api.c\nindex 0c348a789b..4b6fad4999 100644\n--- a/plugins/api.c\n+++ b/plugins/api.c\n@@ -619,7 +619,7 @@ bool qemu_plugin_translate_vaddr(uint64_t vaddr, uint64_t *hwaddr)\n #ifdef CONFIG_SOFTMMU\n g_assert(current_cpu);\n \n- uint64_t res = cpu_get_phys_page_debug(current_cpu, vaddr);\n+ uint64_t res = cpu_get_phys_addr_debug(current_cpu, vaddr);\n \n if (res == (uint64_t)-1) {\n return false;\ndiff --git a/system/physmem.c b/system/physmem.c\nindex c58d940e80..652b03ad5f 100644\n--- a/system/physmem.c\n+++ b/system/physmem.c\n@@ -4041,7 +4041,7 @@ int cpu_memory_rw_debug(CPUState *cpu, vaddr addr,\n MemTxResult res;\n \n page = addr & TARGET_PAGE_MASK;\n- phys_addr = cpu_get_phys_page_attrs_debug(cpu, page, &attrs);\n+ phys_addr = cpu_get_phys_addr_attrs_debug(cpu, page, &attrs);\n asidx = cpu_asidx_from_attrs(cpu, attrs);\n /* if no physical page mapped, return an error */\n if (phys_addr == -1)\ndiff --git a/target/sparc/mmu_helper.c b/target/sparc/mmu_helper.c\nindex 34b212a7aa..e1abd520c4 100644\n--- a/target/sparc/mmu_helper.c\n+++ b/target/sparc/mmu_helper.c\n@@ -366,20 +366,20 @@ void dump_mmu(CPUSPARCState *env)\n for (n = 0, va = 0; n < 256; n++, va += 16 * 1024 * 1024) {\n pde = mmu_probe(env, va, 2);\n if (pde) {\n- pa = cpu_get_phys_page_debug(cs, va);\n+ pa = cpu_get_phys_addr_debug(cs, va);\n qemu_printf(\"VA: \" TARGET_FMT_lx \", PA: \" HWADDR_FMT_plx\n \" PDE: \" TARGET_FMT_lx \"\\n\", va, pa, pde);\n for (m = 0, va1 = va; m < 64; m++, va1 += 256 * 1024) {\n pde = mmu_probe(env, va1, 1);\n if (pde) {\n- pa = cpu_get_phys_page_debug(cs, va1);\n+ pa = cpu_get_phys_addr_debug(cs, va1);\n qemu_printf(\" VA: \" TARGET_FMT_lx \", PA: \"\n HWADDR_FMT_plx \" PDE: \" TARGET_FMT_lx \"\\n\",\n va1, pa, pde);\n for (o = 0, va2 = va1; o < 64; o++, va2 += 4 * 1024) {\n pde = mmu_probe(env, va2, 0);\n if (pde) {\n- pa = cpu_get_phys_page_debug(cs, va2);\n+ pa = cpu_get_phys_addr_debug(cs, va2);\n qemu_printf(\" VA: \" TARGET_FMT_lx \", PA: \"\n HWADDR_FMT_plx \" PTE: \"\n TARGET_FMT_lx \"\\n\",\ndiff --git a/target/xtensa/xtensa-semi.c b/target/xtensa/xtensa-semi.c\nindex 28dfb29cbd..9a6a9c8b4e 100644\n--- a/target/xtensa/xtensa-semi.c\n+++ b/target/xtensa/xtensa-semi.c\n@@ -215,7 +215,7 @@ void HELPER(simcall)(CPUXtensaState *env)\n uint32_t len_done = 0;\n \n while (len > 0) {\n- hwaddr paddr = cpu_get_phys_page_debug(cs, vaddr);\n+ hwaddr paddr = cpu_get_phys_addr_debug(cs, vaddr);\n uint32_t page_left =\n TARGET_PAGE_SIZE - (vaddr & (TARGET_PAGE_SIZE - 1));\n uint32_t io_sz = page_left < len ? page_left : len;\n","prefixes":["v2","10/25"]}