{"id":2231005,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2231005/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260430093810.2762539-5-peter.maydell@linaro.org/","project":{"id":69,"url":"http://patchwork.ozlabs.org/api/1.1/projects/69/?format=json","name":"QEMU powerpc development","link_name":"qemu-ppc","list_id":"qemu-ppc.nongnu.org","list_email":"qemu-ppc@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260430093810.2762539-5-peter.maydell@linaro.org>","date":"2026-04-30T09:37:49","name":"[v2,04/25] target/microblaze: Make get_phys_page_attrs_debug handle non-page-aligned addrs","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"6b5f8d77fc781385055b14e4385d7e48f8decbfc","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/1.1/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260430093810.2762539-5-peter.maydell@linaro.org/mbox/","series":[{"id":502256,"url":"http://patchwork.ozlabs.org/api/1.1/series/502256/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/list/?series=502256","date":"2026-04-30T09:37:46","name":"Handle sub-page granularity in cpu_memory_rw_debug()","version":2,"mbox":"http://patchwork.ozlabs.org/series/502256/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2231005/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2231005/checks/","tags":{},"headers":{"Return-Path":"<qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=wYzPFoAU;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5q0B56rRz1xqf\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 19:40:10 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-ppc-bounces@nongnu.org>)\n\tid 1wINqq-0004gA-Ie; Thu, 30 Apr 2026 05:38:32 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wINqk-0004b2-P4\n for qemu-ppc@nongnu.org; Thu, 30 Apr 2026 05:38:26 -0400","from mail-wr1-x435.google.com ([2a00:1450:4864:20::435])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wINqg-0002Td-BT\n for qemu-ppc@nongnu.org; Thu, 30 Apr 2026 05:38:26 -0400","by mail-wr1-x435.google.com with SMTP id\n ffacd0b85a97d-446fea16729so636337f8f.3\n for <qemu-ppc@nongnu.org>; Thu, 30 Apr 2026 02:38:18 -0700 (PDT)","from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-447b421721fsm10816795f8f.15.2026.04.30.02.38.15\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 30 Apr 2026 02:38:16 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777541897; x=1778146697; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=KFFUBwd5+aMPX9c8MeW3RKBPUCvj4D64vvXRmnvq3Ag=;\n b=wYzPFoAUVZgvi4uNGx7brV4+KhEelIRb5GY/M9EDbdZotK73VFGZQyeAhsNUMhj0bH\n CkB7t2+4QMUgaEGbYuGu3eR3R+Q+AmiNgPtJcoP4P62B+iBqy9VDPWERholB1SVtLi6G\n h1dlnjTVJsL7kY5J5+fby4Ha7zJy0sS7oPTjcIijShZ/j/cwNcX7gkLdBhMO510HxBS3\n I5oAJBvNHkIkpHRpGn9iN4tuoqIgaVMvt+sUeQr8rTtm6dMz+oFajiF0nNJqky6Lbg0v\n efJ9IgPUFbq4dtmrAZ5DRZ0kP2GLtty7TZUM4YSXqlwmkasYvh0f05M7XDjhAy6NLyJL\n iK7Q==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777541897; x=1778146697;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=KFFUBwd5+aMPX9c8MeW3RKBPUCvj4D64vvXRmnvq3Ag=;\n b=h8hjbMugBIw+5z2K6bdAmML82x8YhGvpvNUKvS54c7G+kykOIIIOVFGhJm4rv9l9dw\n /MzewA8m3BISCEIKEk61lDbV2+eYDpgEtTsmsNciFX44/cDU6Pw277dQPU04jgnptNa2\n AtDHQKjsyKW6hY7Wn+1kjuzaLKDIGIuTqzl3vbKMSSPRw4YsmJ7tdh5wycz9sTSfiGa4\n TsEt80IN5k9RwUhmHhaMv1Htq4DN1959c2BPXFwZCDMdzBTElcVo+4K1flGrULB1HzFf\n 2tMzkF1W1Nj+YVNpr0qCiBi5OYAHlrOrNF7t86odNLnW9lmw9dafAjfF2Nr/P7mg0hzJ\n drzg==","X-Forwarded-Encrypted":"i=1;\n AFNElJ8tpaaPErmFhaRZJTffVJymTIhtlppHUgHCpZCggMdQsvrXR9/MlQ5T6YWObBc72jYu4PNr7yt1Gw==@nongnu.org","X-Gm-Message-State":"AOJu0YwLOOmFB6/jptab/V83xlEfeVYn1sG5Cy3hTWDLo+uFmEB/t/IK\n JSL+s0V/O5Mx1TNzYDWXiN/0Ib50mT+HurCBRv7a/A56K1aiuz9G+IaViAPBh96d1qo=","X-Gm-Gg":"AeBDietSFnZvRWYC+4Z51Zxq3GlU4eAWE1eddOxvsP9mD9SiIFpLphSihM2dCx+VyBe\n FNmFG06SOfX3Ce3bKy/Eqt8FFpBx14DcVrQ5AVxG/egQZmGROxW7ZaBK0h+A6ysCP7d3KjSE3Cf\n AkxKEAcbKKwBLAWViOy7iYU01RfqSsY7M/RYOap8HZjsDVKuZktYVjtCSSnHBjzcOD00LlmEHwZ\n XWw8TdiVuZ4Uf+o6RlsTsKVxjZ7estqsLzKsUY0tZZCPEJXShQLQQ5MDEGmP+VyfPlD9VlIoKT5\n NgORs+aGgSOMcIvwihqZ2npi8swANeOTSBxOEFpY3CGaP+PEaFpVAE7ZrP8HxNAGQ0vknxCe2BW\n wMxZitwhKcYpeNPl/eDsJPNq4gSAIbbHvA8bXDsZmXnPvOFVciIvL3QMO+admHu+3ZdpaDbofwV\n H9qQArPfJnAOn09socccbNOhvN2zVSoCqXM+UZVNI/oNeTeyHev5FzGt7WqloeaXXor+wVCeeFZ\n wSAzEZsSEgyhZFhk3MTomm9eIVWPTHFGy9q+y9z5g==","X-Received":"by 2002:a05:6000:2681:b0:448:69c0:8da0 with SMTP id\n ffacd0b85a97d-4493c28a81amr3534235f8f.7.1777541897052;\n Thu, 30 Apr 2026 02:38:17 -0700 (PDT)","From":"Peter Maydell <peter.maydell@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org, qemu-ppc@nongnu.org, qemu-riscv@nongnu.org,\n qemu-s390x@nongnu.org,\n =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,\n Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,\n Yanan Wang <wangyanan55@huawei.com>, Zhao Liu <zhao1.liu@intel.com>,\n Paolo Bonzini <pbonzini@redhat.com>,\n Richard Henderson <richard.henderson@linaro.org>,\n \"Dr. David Alan Gilbert\" <dave@treblig.org>,\n =?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>,\n Alexandre Iooss <erdnaxe@crans.org>, Mahmoud Mandour <ma.mandourr@gmail.com>,\n Peter Xu <peterx@redhat.com>, \"Edgar E. Iglesias\" <edgar.iglesias@gmail.com>,\n Jiaxun Yang <jiaxun.yang@flygoat.com>, Nicholas Piggin <npiggin@gmail.com>,\n Chinmay Rath <rathc@linux.ibm.com>, Glenn Miles <milesg@linux.ibm.com>,\n Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>, Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>, Ilya Leoshkevich <iii@linux.ibm.com>,\n David Hildenbrand <david@kernel.org>,\n Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,\n Artyom Tarasenko <atar4qemu@gmail.com>, Max Filippov <jcmvbkbc@gmail.com>","Subject":"[PATCH v2 04/25] target/microblaze: Make get_phys_page_attrs_debug\n handle non-page-aligned addrs","Date":"Thu, 30 Apr 2026 10:37:49 +0100","Message-ID":"<20260430093810.2762539-5-peter.maydell@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260430093810.2762539-1-peter.maydell@linaro.org>","References":"<20260430093810.2762539-1-peter.maydell@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::435;\n envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x435.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-ppc@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"<qemu-ppc.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-ppc>,\n <mailto:qemu-ppc-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-ppc>","List-Post":"<mailto:qemu-ppc@nongnu.org>","List-Help":"<mailto:qemu-ppc-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-ppc>,\n <mailto:qemu-ppc-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Currently our implementations of SysemuCPUOps::get_phys_page_debug\nand SysemuCPUOps::get_phys_page_attrs_debug are a mix of \"accepts a\nnon-page-aligned virtual address and returns the corresponding\nnon-page-aligned physical address\" and \"only returns a page-aligned\nphysical address\".  This is awkward for callsites, which in practice\nall want the physical address for an arbitrary virtual address and\nhave to work around the possibility of getting a page-aligned\naddress, and it doesn't account for protection being possibly on a\nsub-page-sized granularity.  We want to standardize on the\nimplementation having to handle non-page-aligned addresses.\n\nFor microblaze, we just need to remove the explicit rounding down to\nthe page boundary that we were doing in\nmb_cpu_get_phys_page_attrs_debug() when calculating the output\nphysaddr from the results of the MMU lookup.\n\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\nReviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nMessage-id: 20260417173105.1648172-4-peter.maydell@linaro.org\n---\n target/microblaze/helper.c | 9 ++++-----\n 1 file changed, 4 insertions(+), 5 deletions(-)","diff":"diff --git a/target/microblaze/helper.c b/target/microblaze/helper.c\nindex a1857b7217..da8abe063e 100644\n--- a/target/microblaze/helper.c\n+++ b/target/microblaze/helper.c\n@@ -284,7 +284,6 @@ hwaddr mb_cpu_get_phys_page_attrs_debug(CPUState *cs, vaddr addr,\n                                         MemTxAttrs *attrs)\n {\n     MicroBlazeCPU *cpu = MICROBLAZE_CPU(cs);\n-    vaddr vaddr;\n     hwaddr paddr = 0;\n     MicroBlazeMMULookup lu;\n     int mmu_idx = cpu_mmu_index(cs, false);\n@@ -297,12 +296,12 @@ hwaddr mb_cpu_get_phys_page_attrs_debug(CPUState *cs, vaddr addr,\n     if (mmu_idx != MMU_NOMMU_IDX) {\n         hit = mmu_translate(cpu, &lu, addr, 0, 0);\n         if (hit) {\n-            vaddr = addr & TARGET_PAGE_MASK;\n-            paddr = lu.paddr + vaddr - lu.vaddr;\n+            paddr = lu.paddr + addr - lu.vaddr;\n         } else\n             paddr = 0; /* ???.  */\n-    } else\n-        paddr = addr & TARGET_PAGE_MASK;\n+    } else {\n+        paddr = addr;\n+    }\n \n     return paddr;\n }\n","prefixes":["v2","04/25"]}