{"id":2230863,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230863/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260430-sm6350-lpi-tlmm-v2-1-81d068025b97@fairphone.com/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/1.1/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260430-sm6350-lpi-tlmm-v2-1-81d068025b97@fairphone.com>","date":"2026-04-30T07:10:41","name":"[v2,1/5] dt-bindings: pinctrl: qcom: Add SM6350 LPI pinctrl","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"b2a535970b0bd7e9163482353667126664b92a43","submitter":{"id":83060,"url":"http://patchwork.ozlabs.org/api/1.1/people/83060/?format=json","name":"Luca Weiss","email":"luca.weiss@fairphone.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260430-sm6350-lpi-tlmm-v2-1-81d068025b97@fairphone.com/mbox/","series":[{"id":502221,"url":"http://patchwork.ozlabs.org/api/1.1/series/502221/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=502221","date":"2026-04-30T07:10:40","name":"Add LPASS LPI pin controller support for SM6350","version":2,"mbox":"http://patchwork.ozlabs.org/series/502221/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230863/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230863/checks/","tags":{},"headers":{"Return-Path":"\n <linux-gpio+bounces-35827-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=fairphone.com header.i=@fairphone.com\n header.a=rsa-sha256 header.s=fair header.b=TxFoCeyO;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35827-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com\n header.b=\"TxFoCeyO\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.46","smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=fairphone.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=fairphone.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5lhb4ts0z1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 17:11:27 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 7A143302B22B\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 07:10:55 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 91E02367F53;\n\tThu, 30 Apr 2026 07:10:54 +0000 (UTC)","from mail-wm1-f46.google.com (mail-wm1-f46.google.com\n [209.85.128.46])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 5917F378814\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 07:10:52 +0000 (UTC)","by mail-wm1-f46.google.com with SMTP id\n 5b1f17b1804b1-48909558b3aso6245265e9.0\n        for <linux-gpio@vger.kernel.org>;\n Thu, 30 Apr 2026 00:10:52 -0700 (PDT)","from [192.168.178.36] (046124200255.public.t-mobile.at.\n [46.124.200.255])\n        by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48a81ed6b89sm46080825e9.1.2026.04.30.00.10.49\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Thu, 30 Apr 2026 00:10:50 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777533054; cv=none;\n b=pFyYv8bs6ijb//Hvys674rfyMpQk+4rZBmgffumW+iMEsybTM8rQku3vw4WTJjm8vPoUefGQmQ3V3nyVz3+GFC3FVAlvh3VWdbHrLE95TQRqf85Hg1/m1PJG5PP8Ac7DFyttNiKJb55tN/8MKwLjInil4F28ga3dWvxeR1DTz8I=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777533054; c=relaxed/simple;\n\tbh=++Zm2pL/MChTSAhZsB+/yIpS7A5i7sldIEDzeeK5d+0=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=QjX3PRVf+XEPNMQ9v+xrfgDNubqlou7WIg2B/HgWUPvt0QdppcuohouEWgehqgMm5ueAcqjUW5zPjm6Sp6nZHxZjU5lnq3q2y+jh00H9hqX75jyBh0UU/ARVrdfdQxc8qggs8EEqBtblCIG7mAA1NCo4y1k9m65H5cNeTe3aVXc=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=fairphone.com;\n spf=pass smtp.mailfrom=fairphone.com;\n dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com\n header.b=TxFoCeyO; arc=none smtp.client-ip=209.85.128.46","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=fairphone.com; s=fair; t=1777533051; x=1778137851;\n darn=vger.kernel.org;\n        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n         :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n         :reply-to;\n        bh=tBbkcsBOmDIqFMej9O4JHGnof1KdN/ltnqYnyUZPxWc=;\n        b=TxFoCeyOQ53bx3xLrUqFiDZ6yQtYm99YrV9s7LWpxVNTOM8/vqoy2YkNR8+ZLjyxB+\n         lV8ulJXQQQJBpMekWW3/+v+OHu/bljP6qiBLTcnTNxMi8WTuK2jHY5L2NYBx+JrvHnSM\n         K4sDO3DdIrJrC9apq6rvZKbXB8RL0+o5EQgZJA/hob4hier00d+Opj2gANN++dYTT9rd\n         I/gEPJZ6KcXDXFGd2lvV9MMpgrHgbnvqM/sqZ2M5aJqfooSo15aB0fQKIUnH1VI5m8HH\n         6ulUphi9vpuXGhx1eIZHM2hu/svgJh591GVZHbE5WiwqjklMeN0wbAawplncouWeA6ay\n         +4bA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1777533051; x=1778137851;\n        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n         :cc:subject:date:message-id:reply-to;\n        bh=tBbkcsBOmDIqFMej9O4JHGnof1KdN/ltnqYnyUZPxWc=;\n        b=hqJBtgAnHsmr4A46TeNNFtIVe9NflYG1+0cX0h6Ggc927pZ1ybAwg8tszRZ3ckScwh\n         k88/GLVnmGw4+al9kMBwsmcYTE7rtMSUTGGZSEzY6vMRwXVNJwdwbICpo8yQDSbXZmPY\n         xIDV7dDaW8Bbd5naPCxGgh9AVE1r8QMxRAXUO3/bHcjv/c5tE+YhCJftB45vjikpTtg0\n         6Gng6qGxD6DLP9dhqyV5wUTSobvRWzW+mj86UK9qYUvzs/71UruK5fuSfWFQ1UYprS/T\n         NLOmQ//CjXAq7y6t23aV22HicPzYzdiMkIi4Es6/w3lgbn2VMWY7etJG9XI/ApON5/lt\n         /Pug==","X-Forwarded-Encrypted":"i=1;\n AFNElJ+7OPCoGAg0nS6xDZsWExRp3jyuYIlZkCb7d93OUor5Lufv7++ZR5Du0efPlZsecHKMjEE3ZU+VN07R@vger.kernel.org","X-Gm-Message-State":"AOJu0YzA94hfffdWCW4+3lTBj+FDxogAGRfXd2J6ibSiV5wsiYimisJa\n\tXfy9evc1xrZHWOhoaPkRokxbfRJdDcKwYI1B6gnA45//m4+4+Zqq9P1VVPijG1Kpx9n44ag98zy\n\tGzj/QBUI=","X-Gm-Gg":"AeBDieufb9u7z357in2+1ZzBlFbNli0aefVWUkECvge4iWSlPHa4L1i3mEvs6bjrMrX\n\t8tyAKdgO/Wn412pjcChQdhGrDcYC9Ivyzx66NOjow+dsVVph9moND66V3fHoOIJCAnKsPvm2n9i\n\tNgSXtsJx0sRekMDMXI96ao7Asap8g9rxWJizXSTgRL3qlwWRu2HlBn40aMZrnubhL2lTAaBkzp/\n\t8/H1aA9FX75qCH0fT49Eft7H751uF8KxtFpnDrnm6KCkgqyzQleP2/Wqw3o8zsA3TOclvYcSt9U\n\tVkYCdS8+PwZpcHAjqUKZjaxK8/O3dfeWLYjtLKi62tKIiY0PciCpTB3J4ZuOLCUNfLg5t4OI9lS\n\tR0fZhQS9hCneE3M1TGg5Z0GLGot7pLp8qIchtOoOSYzejZhz6jWp4jY8ZahaoA5MfCfpjaHYDcm\n\tW0Dz4KYVEcYLtJw2cm0q13O3ZSxz6Tt15MIkPS+l8X+l3ZuBh9BNFDt3THanA/cvnBJu2ua4yy+\n\tRkX+l3y","X-Received":"by 2002:a05:600c:8010:b0:488:b187:3c with SMTP id\n 5b1f17b1804b1-48a8446d803mr27313725e9.14.1777533050634;\n        Thu, 30 Apr 2026 00:10:50 -0700 (PDT)","From":"Luca Weiss <luca.weiss@fairphone.com>","Date":"Thu, 30 Apr 2026 09:10:41 +0200","Subject":"[PATCH v2 1/5] dt-bindings: pinctrl: qcom: Add SM6350 LPI pinctrl","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260430-sm6350-lpi-tlmm-v2-1-81d068025b97@fairphone.com>","References":"<20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com>","In-Reply-To":"<20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com>","To":"Bjorn Andersson <andersson@kernel.org>,\n Linus Walleij <linusw@kernel.org>, Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>, Konrad Dybcio <konradybcio@kernel.org>,\n Srinivas Kandagatla <srinivas.kandagatla@oss.qualcomm.com>","Cc":"~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org,\n linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n Luca Weiss <luca.weiss@fairphone.com>","X-Mailer":"b4 0.15.2","X-Developer-Signature":"v=1; a=ed25519-sha256; t=1777533047; l=4264;\n i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id;\n bh=++Zm2pL/MChTSAhZsB+/yIpS7A5i7sldIEDzeeK5d+0=;\n b=wCxpg9VKhtvBlcsVwO+rhrpLgpZq7Tffn+P+K4ExFHjmHauGEt94udWS7U9SIxL/oWz1gsCD8\n YAwzsMMudU1C45c+O5zWc0Fk9EldsqOPdJRynW98+F78rtn2U4FyM8S","X-Developer-Key":"i=luca.weiss@fairphone.com; a=ed25519;\n pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8="},"content":"Add bindings for pin controller in Low Power Audio SubSystem (LPASS).\n\nSigned-off-by: Luca Weiss <luca.weiss@fairphone.com>\n---\n .../pinctrl/qcom,sm6350-lpass-lpi-pinctrl.yaml     | 124 +++++++++++++++++++++\n 1 file changed, 124 insertions(+)","diff":"diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm6350-lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm6350-lpass-lpi-pinctrl.yaml\nnew file mode 100644\nindex 000000000000..4903b2d37d89\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm6350-lpass-lpi-pinctrl.yaml\n@@ -0,0 +1,124 @@\n+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pinctrl/qcom,sm6350-lpass-lpi-pinctrl.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: Qualcomm SM6350 SoC LPASS LPI TLMM\n+\n+maintainers:\n+  - Luca Weiss <luca.weiss@fairphone.com>\n+\n+description:\n+  Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem\n+  (LPASS) Low Power Island (LPI) of Qualcomm SM6350 SoC.\n+\n+properties:\n+  compatible:\n+    const: qcom,sm6350-lpass-lpi-pinctrl\n+\n+  reg:\n+    items:\n+      - description: LPASS LPI TLMM Control and Status registers\n+      - description: LPASS LPI MCC registers\n+\n+  clocks:\n+    items:\n+      - description: LPASS Core voting clock\n+      - description: LPASS Audio voting clock\n+\n+  clock-names:\n+    items:\n+      - const: core\n+      - const: audio\n+\n+patternProperties:\n+  \"-state$\":\n+    oneOf:\n+      - $ref: \"#/$defs/qcom-sm6350-lpass-state\"\n+      - patternProperties:\n+          \"-pins$\":\n+            $ref: \"#/$defs/qcom-sm6350-lpass-state\"\n+        additionalProperties: false\n+\n+$defs:\n+  qcom-sm6350-lpass-state:\n+    type: object\n+    description:\n+      Pinctrl node's client devices use subnodes for desired pin configuration.\n+      Client device subnodes use below standard properties.\n+    $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state\n+    unevaluatedProperties: false\n+\n+    properties:\n+      pins:\n+        description:\n+          List of gpio pins affected by the properties specified in this\n+          subnode.\n+        items:\n+          pattern: \"^gpio([0-9]|1[0-4])$\"\n+\n+      function:\n+        enum: [ dmic1_clk, dmic1_data, dmic2_clk, dmic2_data, dmic3_clk,\n+                dmic3_data, gpio, i2s1_clk, i2s1_data, i2s1_ws, i2s2_clk,\n+                i2s2_data, i2s2_ws, qua_mi2s_data, qua_mi2s_sclk, qua_mi2s_ws,\n+                swr_rx_clk, swr_rx_data, swr_tx_clk, swr_tx_data, wsa_swr_clk,\n+                wsa_swr_data ]\n+        description:\n+          Specify the alternative function to be configured for the specified\n+          pins.\n+\n+allOf:\n+  - $ref: qcom,lpass-lpi-common.yaml#\n+\n+required:\n+  - compatible\n+  - reg\n+  - clocks\n+  - clock-names\n+\n+unevaluatedProperties: false\n+\n+examples:\n+  - |\n+    #include <dt-bindings/sound/qcom,q6dsp-lpass-ports.h>\n+\n+    lpass_tlmm: pinctrl@33c0000 {\n+        compatible = \"qcom,sm6350-lpass-lpi-pinctrl\";\n+        reg = <0x033c0000 0x20000>,\n+              <0x03550000 0x10000>;\n+        gpio-controller;\n+        #gpio-cells = <2>;\n+        gpio-ranges = <&lpass_tlmm 0 0 15>;\n+\n+        clocks = <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>,\n+                 <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>;\n+        clock-names = \"core\",\n+                      \"audio\";\n+\n+        i2s1_active: i2s1-active-state {\n+            clk-pins {\n+                pins = \"gpio6\";\n+                function = \"i2s1_clk\";\n+                drive-strength = <8>;\n+                bias-disable;\n+                output-high;\n+            };\n+\n+            ws-pins {\n+                pins = \"gpio7\";\n+                function = \"i2s1_ws\";\n+                drive-strength = <8>;\n+                bias-disable;\n+                output-high;\n+            };\n+\n+            data-pins {\n+                pins = \"gpio8\", \"gpio9\";\n+                function = \"i2s1_data\";\n+                drive-strength = <8>;\n+                bias-disable;\n+                output-high;\n+            };\n+        };\n+    };\n","prefixes":["v2","1/5"]}