{"id":2230723,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230723/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-28-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260430002046.59739-28-richard.henderson@linaro.org>","date":"2026-04-30T00:20:26","name":"[v3,27/47] target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"27b7fad5600768a44a2ca6157b9b31bc9a7dd57e","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.1/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-28-richard.henderson@linaro.org/mbox/","series":[{"id":502175,"url":"http://patchwork.ozlabs.org/api/1.1/series/502175/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502175","date":"2026-04-30T00:20:06","name":"target/arm: Implement FEAT_FP8","version":3,"mbox":"http://patchwork.ozlabs.org/series/502175/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230723/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230723/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Mbq4SBmU;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5ZcW2y05z1yHZ\n\tfor ; Thu, 30 Apr 2026 10:22:19 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wIFAM-0007QO-As; Wed, 29 Apr 2026 20:22:06 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wIFAA-0006tT-IV\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:54 -0400","from mail-pf1-x42b.google.com ([2607:f8b0:4864:20::42b])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wIFA8-0006RI-ND\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:54 -0400","by mail-pf1-x42b.google.com with SMTP id\n d2e1a72fcca58-827270d50d4so334025b3a.3\n for ; Wed, 29 Apr 2026 17:21:52 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed5cd3b8sm3461727b3a.16.2026.04.29.17.21.49\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:21:50 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777508511; x=1778113311; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=OJh6SPn6v/ro/u6awaGk53eLJVnkM7way/QNPRp/1SE=;\n b=Mbq4SBmUJVXGJPCZjX5AQNQN6+qj8zMKkic4/NMjvVxBKjeP0RLHeOulqzgB/ZC6FN\n atuqXOnqN7FRH7xWG7hG2a/jAR2TUiGe50MjMcCdYERllX5CSyHFy6OEq95ZxHENni2D\n J1dz2tFSijPua6gqUe8tWij6cGWC95PU4HMHNYve+C2Mt3NQ4wQZJo7NVdQRBR3XRz4Z\n TFb30+8g1UyPL8eZ+LlR1hGZ82ftFfNNMkFdgRa8oCzqKVusjD2pl5BTe+Fe0wN2Qq06\n yGNZqE/L05KertGeiGbpQjCHFTAqNVGs343nr7B+H0men4YBPXsisRn8QnMSmFOglZuA\n Ic/g==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777508511; x=1778113311;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=OJh6SPn6v/ro/u6awaGk53eLJVnkM7way/QNPRp/1SE=;\n b=WsTCCPmRdINYD3zCstsUDZXDgoWAQvGLVRUyERNlNjHsUbEyUR7b0FsWOs9dPmZog9\n j3xngtJgAWUy3cFLldpt7rwqZQ/JPa6iDaRubJC++PoALPy4sdqVWBcd3D50jo3Ye0gL\n hz5tPZNH+Ig2VHmx8K1a+1q0hvSAegE5jeBfCf++EstCLgUzOIYWQFW//RwMaakb2XVh\n usyCqCiPJbm7G8FAd5vAtYS6CvJ0eSI6A3roi2+f/swSkOcyN5wyiLmCMw8sDAedx41d\n M3FLoGiGERq6iyyDCvtlKr8JJFjCUtwdaNsSKEnqI+ENnzGC2hPGA7ib9WzULHDr2NHs\n 8JGA==","X-Gm-Message-State":"AOJu0Yxust6OojkBoqtNAJcLL/Q3hbu9uBuFgvGUdNlzXXeFYi5Fl78H\n A7R15YqZV0kVT/gqfQfHgrdS2wXzzRzTGU4R1fHbSh2G2rW+Q8i2q/HTz0+8Fa2ZjdOhgmQ8jf3\n qa4F7XCQ=","X-Gm-Gg":"AeBDievd/2TGYYI3Cd8fEsWsji8vKVWD7JJ5ilj2Oi7nx7k670fCYoen8tFMMZZRYcW\n LXhhuh7+xfgYPSdzZGfh8fpW7CTd4wY5L6wqk/Hfm9gSbnC8/o+jd0UDxn2fbY8mKzcPeSx2KYt\n OaO1qBO4yP6pSGxZbqlmUhBvOfCTSSQ8s42TRoZY3FvRIjQRvC0TZSe1W47zW8WONJdiim2JSkH\n 3Uw/4HsUuqn+Q5IUpc+tqAfcpa1Ievux22Ydrq7pm0NiiVuCZ58UeN+JIqWPNvo2d522MGBijHc\n 0rou3aBGWov0sWSuUaymm1Fpqgsj+UiPTOhDZhRnoD/W7lCu06IOEV1QCOKH69e8zGTFQxI6eM7\n CTMcCdLz4FOl2oPUsdlIXihyCzIab1gTRtD3PEKGM1PBMc9pnymAqsVxn0fDwk1qm5vC3+w584m\n jz/lrqCFnOrlziwx+jNpRpgAGm29szyi54dusPMKXg","X-Received":"by 2002:a05:6a00:1a8b:b0:82f:6e9:d1ba with SMTP id\n d2e1a72fcca58-834fdc480bcmr807041b3a.37.1777508511268;\n Wed, 29 Apr 2026 17:21:51 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH v3 27/47] target/arm: Implement F1CVT, F1CVTL, F2CVT,\n F2CVTL for SME","Date":"Thu, 30 Apr 2026 10:20:26 +1000","Message-ID":"<20260430002046.59739-28-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260430002046.59739-1-richard.henderson@linaro.org>","References":"<20260430002046.59739-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::42b;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42b.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/tcg/helper-fp8-defs.h | 2 +\n target/arm/tcg/fp8_helper.c | 79 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-sme.c | 5 ++\n target/arm/tcg/sme.decode | 5 ++\n 4 files changed, 91 insertions(+)","diff":"diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 3021dafd44..b5dc2b7064 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -10,3 +10,5 @@ DEF_HELPER_FLAGS_4(sme2_bfcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n \n DEF_HELPER_FLAGS_4(advsimd_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sme2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sme2_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex 2d5fd688cc..3e1ce24bd0 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -293,6 +293,50 @@ void HELPER(sme2_bfcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n fp8_finish(env, &ctx);\n }\n \n+void HELPER(sme2_fcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn;\n+ uint16_t *d0 = vd;\n+ uint16_t *d1 = vd + sizeof(ARMVectorReg);\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 2;\n+ ARMVectorReg scratch;\n+\n+ if (vectors_overlap(vd, 2, vn, 1)) {\n+ n = memcpy(&scratch, vn, oprsz);\n+ }\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e = n[H1(i)];\n+ d0[H2(i)] = fcvt_fp8e5m2_to_f16(e, ctx.scale, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e = n[H1(i) + nelem];\n+ d1[H2(i)] = fcvt_fp8e5m2_to_f16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e = n[H1(i)];\n+ d0[H2(i)] = fcvt_fp8e4m3_to_f16(e, ctx.scale, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e = n[H1(i) + nelem];\n+ d1[H2(i)] = fcvt_fp8e4m3_to_f16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d0, nelem, &ctx.stat);\n+ memcpy(d1, d0, oprsz);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\n+\n void HELPER(sme2_bfcvtl_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\n@@ -327,3 +371,38 @@ void HELPER(sme2_bfcvtl_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n \n fp8_finish(env, &ctx);\n }\n+\n+void HELPER(sme2_fcvtl_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn;\n+ uint16_t *d0 = vd;\n+ uint16_t *d1 = vd + sizeof(ARMVectorReg);\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 2;\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e0 = n[H1(2 * i + 0)];\n+ float8_e5m2 e1 = n[H1(2 * i + 1)];\n+ d0[H2(i)] = fcvt_fp8e5m2_to_f16(e0, ctx.scale, &ctx.stat);\n+ d1[H2(i)] = fcvt_fp8e5m2_to_f16(e1, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e0 = n[H1(2 * i + 0)];\n+ float8_e4m3 e1 = n[H1(2 * i + 1)];\n+ d0[H2(i)] = fcvt_fp8e4m3_to_f16(e0, ctx.scale, &ctx.stat);\n+ d1[H2(i)] = fcvt_fp8e4m3_to_f16(e1, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d0, nelem, &ctx.stat);\n+ memcpy(d1, d0, oprsz);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\ndiff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c\nindex 2841b2b8cb..0cbad3e006 100644\n--- a/target/arm/tcg/translate-sme.c\n+++ b/target/arm/tcg/translate-sme.c\n@@ -1546,6 +1546,11 @@ static bool do_f8cvt(DisasContext *s, arg_zz_n *a,\n return true;\n }\n \n+TRANS_FEAT(F1CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvt_hb, 0)\n+TRANS_FEAT(F2CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvt_hb, 1)\n+TRANS_FEAT(F1CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvtl_hb, 0)\n+TRANS_FEAT(F2CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvtl_hb, 1)\n+\n TRANS_FEAT(BF1CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvt_hb, 0)\n TRANS_FEAT(BF2CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvt_hb, 1)\n TRANS_FEAT(BF1CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvtl_hb, 0)\ndiff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode\nindex df9586c1a5..d6192eb59d 100644\n--- a/target/arm/tcg/sme.decode\n+++ b/target/arm/tcg/sme.decode\n@@ -853,6 +853,11 @@ UUNPK_4bh 11000001 011 10101 111000 ....0 ...01 @zz_4x2_n1\n UUNPK_4hs 11000001 101 10101 111000 ....0 ...01 @zz_4x2_n1\n UUNPK_4sd 11000001 111 10101 111000 ....0 ...01 @zz_4x2_n1\n \n+F1CVT 11000001 001 00110 111000 ..... ....0 @zz_2x1\n+F2CVT 11000001 101 00110 111000 ..... ....0 @zz_2x1\n+F1CVTL 11000001 001 00110 111000 ..... ....1 @zz_2x1\n+F2CVTL 11000001 101 00110 111000 ..... ....1 @zz_2x1\n+\n BF1CVT 11000001 011 00110 111000 ..... ....0 @zz_2x1\n BF2CVT 11000001 111 00110 111000 ..... ....0 @zz_2x1\n BF1CVTL 11000001 011 00110 111000 ..... ....1 @zz_2x1\n","prefixes":["v3","27/47"]}