{"id":2230480,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230480/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429190532.26538-14-mohamed@unpredictable.fr/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429190532.26538-14-mohamed@unpredictable.fr>","date":"2026-04-29T19:05:30","name":"[v21,13/15] hvf: arm: physical timer emulation","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"4498bd20f11c1ff7e08a045ff3a4524990bfa2c3","submitter":{"id":91318,"url":"http://patchwork.ozlabs.org/api/1.1/people/91318/?format=json","name":"Mohamed Mediouni","email":"mohamed@unpredictable.fr"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429190532.26538-14-mohamed@unpredictable.fr/mbox/","series":[{"id":502138,"url":"http://patchwork.ozlabs.org/api/1.1/series/502138/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502138","date":"2026-04-29T19:05:29","name":"HVF: Add support for platform vGIC and nested virtualisation","version":21,"mbox":"http://patchwork.ozlabs.org/series/502138/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230480/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230480/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=unpredictable.fr header.i=@unpredictable.fr\n header.a=rsa-sha256 header.s=sig1 header.b=L2BQXfAM;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5Rd64NVmz1xqf\n\tfor ; Thu, 30 Apr 2026 05:07:22 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wIAF1-00027R-FJ; Wed, 29 Apr 2026 15:06:39 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wIAEo-00023x-IJ\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 15:06:22 -0400","from p-west3-cluster3-host6-snip4-1.eps.apple.com ([57.103.72.142]\n helo=outbound.ms.icloud.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wIAEj-0000VD-1j\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 15:06:22 -0400","from outbound.ms.icloud.com (unknown [127.0.0.2])\n by p00-icloudmta-asmtp-us-west-3a-60-percent-6 (Postfix) with ESMTPS id\n AFEEE18000EE; Wed, 29 Apr 2026 19:06:14 +0000 (UTC)","from localhost.localdomain (unknown [17.57.154.37])\n by p00-icloudmta-asmtp-us-west-3a-60-percent-6 (Postfix) with ESMTPSA id\n 0594018005F9; Wed, 29 Apr 2026 19:06:11 +0000 (UTC)"],"X-ICL-Out-Info":"\n HUtFAUMHWwJACUgBTUQeDx5WFlZNRAJCTQFIHV8DWRxBAUkdXw9LVxQEFVwFVgZXFHkNXR1FDlYZWgxSD1sOHBZLWFUJCgZdGFgVVgl3HlwASx1XBFQfUxJVHR0LRUtAEwRJAE1fDl4fBBdGGVUERx5dVl4eGQJRHFYNV0NUBF9QSQxBUGxaAEcXSB1dGVlvUF0cDhhZG0AVXRFQGVYJXhUXHkFNWgJWTQVKA18BWwZCAEkKXQJYAF4LTgZeD0YDRBQVXAVWBlcUeQ1dHUUOVhlaDFIPWw4cFktGExlOG1dNWg1AGVgGbRRWFVIEWQ==","Dkim-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=unpredictable.fr;\n s=sig1; t=1777489575; x=1780081575;\n bh=gNbSk4mhcSHHYyl7q/rCyMLz2tZgFqhxrKmMqMwETx0=;\n h=From:To:Subject:Date:Message-ID:MIME-Version:x-icloud-hme;\n b=L2BQXfAM2ZB/+yJFf/VibiEGMinwCTMM5pyaOAANFbfYjxfEtH/Vks/Q2S370p0xuuLrUZYVpFA/gX/Is+t4hdejXTAvqzoJMTD0FyxFVRXPGEDaPOcSJYKKmXop46Pe3eEmrOQuB8hD/bQYn8tC3VfMmklleVJV6E9QT35QIKN6hlRirkUSard2x08flN+yEjrrlgV20yyBT88hSFbUuCiOSVc86z2MtTDqBNbxbdKhkfnK11xhMIqX3AGTsW/DLFct6exBrSX3GkitgrQthecy3MIaEl+OSuYzMIBdl/U51rPQwFdtPMNZNbzBE71G7gmgi5O/ajtt0MpL3wFD/w==","mail-alias-created-date":"1752046281608","From":"Mohamed Mediouni ","To":"qemu-devel@nongnu.org","Cc":"Phil Dennis-Jordan ,\n Yanan Wang , Paolo Bonzini ,\n Roman Bolshakov ,\n =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= ,\n qemu-arm@nongnu.org, Zhao Liu ,\n Alexander Graf , Eduardo Habkost ,\n Marcel Apfelbaum ,\n Peter Maydell ,\n Mohamed Mediouni ","Subject":"[PATCH v21 13/15] hvf: arm: physical timer emulation","Date":"Wed, 29 Apr 2026 21:05:30 +0200","Message-ID":"<20260429190532.26538-14-mohamed@unpredictable.fr>","X-Mailer":"git-send-email 2.50.1","In-Reply-To":"<20260429190532.26538-1-mohamed@unpredictable.fr>","References":"<20260429190532.26538-1-mohamed@unpredictable.fr>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Proofpoint-GUID":"4zQ8q1Cd-A05ceYn43ghB3vEOGqZ8o37","X-Proofpoint-ORIG-GUID":"4zQ8q1Cd-A05ceYn43ghB3vEOGqZ8o37","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDI5MDE5MCBTYWx0ZWRfX2EG28RBeLX/G\n 2TM1lxGa1R4EThCp7SyrKH0BpulMgxj1DcfCcv+wIU4/PJaGgFQAmN/LqOSi0QI7+i7ypXJROo8\n O7j8xODW0+TzF/6BaUb/4eFQ615bpikTVImMzXxoBxciVaT1jtCfuELwmnIMkRcaoDsljQ3pNcR\n Qv7H6IxLsaoj0DbWB6po7oYPmbCyIM+Eco5UNriuBn0Ty/mJdA+AzhNwz2mOI7PttUov4z4UvFk\n 1ZzHKxsd/jHLQG0k76aUUtFPME5zCqO3ZbDe8rCbWZQK6a3PHmikNG6fQ8a1095cn8CE8oMBwJn\n YlOkaKeS0rfXmqav8djFqjq7o9FAYbVxsDZRNXeQdDs6oSr+GUzuehaPM/YxNs=","X-Authority-Info-Out":"v=2.4 cv=Ce0FJbrl c=1 sm=1 tr=0 ts=69f256a7\n cx=c_apl:c_pps:t_out a=qkKslKyYc0ctBTeLUVfTFg==:117 a=A5OVakUREuEA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=165Gk8QOMT2DXJMqO5MA:9","Received-SPF":"pass client-ip=57.103.72.142;\n envelope-from=mohamed@unpredictable.fr; helo=outbound.ms.icloud.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_MSPIKE_H2=0.001, SPF_HELO_PASS=-0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Enable this through leveraging TCG's physical timer emulation.\nThis allows nested virtualisation to work with a kernel-irqchip=off + GICv2.\n\nSigned-off-by: Mohamed Mediouni \n---\n target/arm/hvf/hvf.c | 28 +++++++++++++++++++---------\n 1 file changed, 19 insertions(+), 9 deletions(-)","diff":"diff --git a/target/arm/hvf/hvf.c b/target/arm/hvf/hvf.c\nindex 51b37b3331..4f0f7ffba1 100644\n--- a/target/arm/hvf/hvf.c\n+++ b/target/arm/hvf/hvf.c\n@@ -189,7 +189,9 @@ void hvf_arm_init_debug(void)\n #define SYSREG_OSDLR_EL1 SYSREG(2, 0, 1, 3, 4)\n #define SYSREG_LORC_EL1 SYSREG(3, 0, 10, 4, 3)\n #define SYSREG_CNTPCT_EL0 SYSREG(3, 3, 14, 0, 1)\n+#define SYSREG_CNTP_TVAL_EL0 SYSREG(3, 3, 14, 2, 0)\n #define SYSREG_CNTP_CTL_EL0 SYSREG(3, 3, 14, 2, 1)\n+#define SYSREG_CNTP_CVAL_EL0 SYSREG(3, 3, 14, 2, 2)\n #define SYSREG_PMCR_EL0 SYSREG(3, 3, 9, 12, 0)\n #define SYSREG_PMUSERENR_EL0 SYSREG(3, 3, 9, 14, 0)\n #define SYSREG_PMCNTENSET_EL0 SYSREG(3, 3, 9, 12, 1)\n@@ -1719,9 +1721,15 @@ static int hvf_sysreg_read(CPUState *cpu, uint32_t reg, uint64_t *val)\n \n switch (reg) {\n case SYSREG_CNTPCT_EL0:\n- *val = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) /\n- gt_cntfrq_period_ns(arm_cpu);\n- return 0;\n+ case SYSREG_CNTP_CTL_EL0:\n+ case SYSREG_CNTP_CVAL_EL0:\n+ case SYSREG_CNTP_TVAL_EL0:\n+ assert(!hvf_irqchip_in_kernel());\n+ /* Call the TCG sysreg handler. */\n+ if (hvf_sysreg_read_cp(cpu, \"PTimer\", reg, val)) {\n+ return 0;\n+ }\n+ break;\n case SYSREG_OSLSR_EL1:\n *val = env->cp15.oslsr_el1;\n return 0;\n@@ -2015,12 +2023,14 @@ static int hvf_sysreg_write(CPUState *cpu, uint32_t reg, uint64_t val)\n env->cp15.oslsr_el1 = val & 1;\n return 0;\n case SYSREG_CNTP_CTL_EL0:\n- /*\n- * Guests should not rely on the physical counter, but macOS emits\n- * disable writes to it. Let it do so, but ignore the requests.\n- */\n- qemu_log_mask(LOG_UNIMP, \"Unsupported write to CNTP_CTL_EL0\\n\");\n- return 0;\n+ case SYSREG_CNTP_CVAL_EL0:\n+ case SYSREG_CNTP_TVAL_EL0:\n+ assert(!hvf_irqchip_in_kernel());\n+ /* Call the TCG sysreg handler. */\n+ if (hvf_sysreg_write_cp(cpu, \"PTimer\", reg, val)) {\n+ return 0;\n+ }\n+ break;\n case SYSREG_OSDLR_EL1:\n /* Dummy register */\n return 0;\n","prefixes":["v21","13/15"]}