{"id":2230470,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230470/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429183310.12455-7-harshpb@linux.ibm.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429183310.12455-7-harshpb@linux.ibm.com>","date":"2026-04-29T18:32:56","name":"[PULL,06/13] pnv/mpipl: Set thread entry size to be allocated by firmware","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"2e13b5bf6ebc2fad50618e28174d2d4d0a18bac1","submitter":{"id":85411,"url":"http://patchwork.ozlabs.org/api/1.1/people/85411/?format=json","name":"Harsh Prateek Bora","email":"harshpb@linux.ibm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429183310.12455-7-harshpb@linux.ibm.com/mbox/","series":[{"id":502132,"url":"http://patchwork.ozlabs.org/api/1.1/series/502132/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502132","date":"2026-04-29T18:32:53","name":"[PULL,01/13] ppc/pnv: Move SBE host doorbell function to top of file","version":1,"mbox":"http://patchwork.ozlabs.org/series/502132/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230470/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230470/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=ibm.com header.i=@ibm.com header.a=rsa-sha256\n header.s=pp1 header.b=BsevSLtO;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5Qvx6vpZz1xqf\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 04:35:09 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wI9jQ-0007gh-6n; Wed, 29 Apr 2026 14:33:56 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <harshpb@linux.ibm.com>)\n id 1wI9jO-0007er-DZ\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 14:33:54 -0400","from mx0a-001b2d01.pphosted.com ([148.163.156.1])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <harshpb@linux.ibm.com>)\n id 1wI9jL-0007A3-Jl\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 14:33:53 -0400","from pps.filterd (m0353729.ppops.net [127.0.0.1])\n by mx0a-001b2d01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63TGQlud1262225\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:49 GMT","from ppma11.dal12v.mail.ibm.com\n (db.9e.1632.ip4.static.sl-reverse.com [50.22.158.219])\n by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4drn9rc22j-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:48 +0000 (GMT)","from pps.filterd (ppma11.dal12v.mail.ibm.com [127.0.0.1])\n by ppma11.dal12v.mail.ibm.com (8.18.1.7/8.18.1.7) with ESMTP id\n 63TINn5W004858\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:47 GMT","from smtprelay05.fra02v.mail.ibm.com ([9.218.2.225])\n by ppma11.dal12v.mail.ibm.com (PPS) with ESMTPS id 4dsamyfbje-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:47 +0000 (GMT)","from smtpav06.fra02v.mail.ibm.com (smtpav06.fra02v.mail.ibm.com\n [10.20.54.105])\n by smtprelay05.fra02v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id\n 63TIXiIB40042788\n (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);\n Wed, 29 Apr 2026 18:33:44 GMT","from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id 0DC8920049;\n Wed, 29 Apr 2026 18:33:44 +0000 (GMT)","from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id CBC652004E;\n Wed, 29 Apr 2026 18:33:41 +0000 (GMT)","from localhost.localdomain (unknown [9.39.31.77])\n by smtpav06.fra02v.mail.ibm.com (Postfix) with ESMTP;\n Wed, 29 Apr 2026 18:33:41 +0000 (GMT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc\n :content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=pp1; bh=iwUegkPNy92tT2KKI\n BBdK8pxen6+oU6N9huKkWVXJZc=; b=BsevSLtORCugGtagGaRUGLVBk6abidOg7\n mdZs/bueqSdE1AcUcd/9pnuRH+CxKcalHocF2fsdgDitbdUZe3P6RaeBzQEGJVF3\n gPQ/fVV/EYliqauA2Q6TERRis3LhfkdYITHztoX8V/E0sNOnMQ/8MMZNvly9O+qt\n N+XyTdZ9w0XFkRRn/TWWa8BT/BI7spOK+Y0zeQoJab+HNCLrAW804cTdFo1c6V7q\n NwZlveV1MPzVSljPloswd65MVJ8dpEz3QrQmb2mXOExKDMzPTPotPFOvceYadVHY\n 4EJ6+nRmttzFYbtAbaGByX7mVcaFNB0mbA7EYUNwd0HU/Yy7vUF1g==","From":"Harsh Prateek Bora <harshpb@linux.ibm.com>","To":"qemu-devel@nongnu.org","Cc":"Aditya Gupta <adityag@linux.ibm.com>,\n Hari Bathini <hbathini@linux.ibm.com>,\n Sourabh Jain <sourabhjain@linux.ibm.com>,\n Shivang Upadhyay <shivangu@linux.ibm.com>","Subject":"[PULL 06/13] pnv/mpipl: Set thread entry size to be allocated by\n firmware","Date":"Thu, 30 Apr 2026 00:02:56 +0530","Message-ID":"<20260429183310.12455-7-harshpb@linux.ibm.com>","X-Mailer":"git-send-email 2.52.0","In-Reply-To":"<20260429183310.12455-1-harshpb@linux.ibm.com>","References":"<20260429183310.12455-1-harshpb@linux.ibm.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-TM-AS-GCONF":"00","X-Proofpoint-GUID":"8pozYHaVQOxvEfJWWajN51Dq1PXk7ifw","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDI5MDE4NCBTYWx0ZWRfXzPrNr7BWqeWy\n JRlkVOTSQqyWJbLKc/zpIYl24qD94e3o8SZTX4DNNZ/unttGueeBi1FDOfH4eXS7Imox4ly1xVX\n mzUYW0s+SiCyCIZDFFrQPnfsdouKDTHBW+WYheoWrd4VglArtLmlCtd+P3ERY0l1V5+NRwadCxh\n H8R21CSxn4jC7RgElfSdLNEExS4p/J/PcujLBT+NzRlIB4I8XPriN5aNrF3+GU6MThRDJwX7Xka\n 5aAxZjaDG90Paax6fQSOQw+fDK7f18zEvIDunAIyY/06Ro2qXYCpTgM/yUKhEHG/mr3FpL7yojw\n 2FRgBKF4lb1YIUcHWeLzff9Joy94101ieiI3hRit3EC5pVz8wxl6NQ1UERIiQBSQjvBbl1OpGxv\n /mSez/gG1d2latixDRfQ3lnDDJqIH0hI2q6CywPTGyDcNdlJvd3TKDP8tpYnDqNizufnj4puSja\n Ark/lBy/5G8QDsl52Jw==","X-Authority-Analysis":"v=2.4 cv=Kc7idwYD c=1 sm=1 tr=0 ts=69f24f0c cx=c_pps\n a=aDMHemPKRhS1OARIsFnwRA==:117 a=aDMHemPKRhS1OARIsFnwRA==:17\n a=A5OVakUREuEA:10 a=f7IdgyKtn90A:10 a=VkNPw1HP01LnGYTKEx00:22\n a=RnoormkPH1_aCDwRdu11:22 a=uAbxVGIbfxUO_5tXvNgY:22 a=VwQbUJbxAAAA:8\n a=VnNF1IyMAAAA:8 a=bbZZDkM4wAf7KGCsbpkA:9","X-Proofpoint-ORIG-GUID":"8pozYHaVQOxvEfJWWajN51Dq1PXk7ifw","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-29_01,2026-04-28_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n clxscore=1015 phishscore=0 bulkscore=0 adultscore=0 spamscore=0\n malwarescore=0 impostorscore=0 priorityscore=1501 lowpriorityscore=0\n suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000\n definitions=main-2604290184","Received-SPF":"pass client-ip=148.163.156.1;\n envelope-from=harshpb@linux.ibm.com;\n helo=mx0a-001b2d01.pphosted.com","X-Spam_score_int":"-26","X-Spam_score":"-2.7","X-Spam_bar":"--","X-Spam_report":"(-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7,\n RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Aditya Gupta <adityag@linux.ibm.com>\n\nSet the \"Thread Register State Entry Size\" that is required by firmware\n(OPAL), to know size of memory to allocate to capture CPU state, in the\nevent of a crash\n\nReviewed-by: Hari Bathini <hbathini@linux.ibm.com>\nReviewed-by: Sourabh Jain <sourabhjain@linux.ibm.com>\nSigned-off-by: Aditya Gupta <adityag@linux.ibm.com>\nTested-by: Shivang Upadhyay <shivangu@linux.ibm.com>\nLink: https://lore.kernel.org/qemu-devel/20260424083837.214947-7-adityag@linux.ibm.com\nSigned-off-by: Harsh Prateek Bora <harshpb@linux.ibm.com>\n---\n hw/ppc/pnv.c | 25 +++++++++++++++++++++++++\n 1 file changed, 25 insertions(+)","diff":"diff --git a/hw/ppc/pnv.c b/hw/ppc/pnv.c\nindex 524563dcfc..09b69c355a 100644\n--- a/hw/ppc/pnv.c\n+++ b/hw/ppc/pnv.c\n@@ -748,10 +748,35 @@ static void pnv_powerdown_notify(Notifier *n, void *opaque)\n \n static void pnv_reset(MachineState *machine, ResetType type)\n {\n+    PnvMachineState *pnv = PNV_MACHINE(machine);\n     void *fdt;\n \n     qemu_devices_reset(type);\n \n+    if (!pnv->mpipl_state.is_next_boot_mpipl) {\n+        /*\n+         * Set the \"Thread Register State Entry Size\", so that firmware can\n+         * allocate enough memory to capture CPU state in the event of a\n+         * crash\n+         */\n+\n+        MpiplProcDumpArea proc_area;\n+\n+        proc_area.version = PROC_DUMP_AREA_VERSION_P9;\n+        proc_area.thread_size = cpu_to_be32(sizeof(MpiplPreservedCPUState));\n+\n+        /* These are to be allocated & assigned by the firmware */\n+        proc_area.alloc_addr = 0;\n+        proc_area.alloc_size = 0;\n+\n+        /* These get assigned after crash, when QEMU preserves the registers */\n+        proc_area.dest_addr = 0;\n+        proc_area.act_size = 0;\n+\n+        cpu_physical_memory_write(PROC_DUMP_AREA_OFF, &proc_area,\n+                sizeof(proc_area));\n+    }\n+\n     fdt = machine->fdt;\n     cpu_physical_memory_write(PNV_FDT_ADDR, fdt, fdt_totalsize(fdt));\n }\n","prefixes":["PULL","06/13"]}