{"id":2230467,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230467/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429183310.12455-9-harshpb@linux.ibm.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429183310.12455-9-harshpb@linux.ibm.com>","date":"2026-04-29T18:32:58","name":"[PULL,08/13] pnv/mpipl: Enable MPIPL support","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"de482d6feec4a9679e7ad7e3429820b081f29ef7","submitter":{"id":85411,"url":"http://patchwork.ozlabs.org/api/1.1/people/85411/?format=json","name":"Harsh Prateek Bora","email":"harshpb@linux.ibm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429183310.12455-9-harshpb@linux.ibm.com/mbox/","series":[{"id":502132,"url":"http://patchwork.ozlabs.org/api/1.1/series/502132/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502132","date":"2026-04-29T18:32:53","name":"[PULL,01/13] ppc/pnv: Move SBE host doorbell function to top of file","version":1,"mbox":"http://patchwork.ozlabs.org/series/502132/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230467/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230467/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=ibm.com header.i=@ibm.com header.a=rsa-sha256\n header.s=pp1 header.b=L+kjMuLa;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5Qvj2s1qz1yHX\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 04:34:57 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wI9jT-0007hk-B2; Wed, 29 Apr 2026 14:33:59 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <harshpb@linux.ibm.com>)\n id 1wI9jR-0007gp-JA\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 14:33:57 -0400","from mx0a-001b2d01.pphosted.com ([148.163.156.1])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <harshpb@linux.ibm.com>)\n id 1wI9jP-0007Ar-Qf\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 14:33:57 -0400","from pps.filterd (m0353729.ppops.net [127.0.0.1])\n by mx0a-001b2d01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63TGMIh71648936\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:54 GMT","from ppma23.wdc07v.mail.ibm.com\n (5d.69.3da9.ip4.static.sl-reverse.com [169.61.105.93])\n by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4drn9rc235-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:54 +0000 (GMT)","from pps.filterd (ppma23.wdc07v.mail.ibm.com [127.0.0.1])\n by ppma23.wdc07v.mail.ibm.com (8.18.1.7/8.18.1.7) with ESMTP id\n 63TINwpI005092\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:53 GMT","from smtprelay03.fra02v.mail.ibm.com ([9.218.2.224])\n by ppma23.wdc07v.mail.ibm.com (PPS) with ESMTPS id 4ds9ehfgq5-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 18:33:53 +0000 (GMT)","from smtpav06.fra02v.mail.ibm.com (smtpav06.fra02v.mail.ibm.com\n [10.20.54.105])\n by smtprelay03.fra02v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id\n 63TIXnxd52625786\n (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);\n Wed, 29 Apr 2026 18:33:49 GMT","from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id 3E1A220049;\n Wed, 29 Apr 2026 18:33:49 +0000 (GMT)","from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id 507C720040;\n Wed, 29 Apr 2026 18:33:47 +0000 (GMT)","from localhost.localdomain (unknown [9.39.31.77])\n by smtpav06.fra02v.mail.ibm.com (Postfix) with ESMTP;\n Wed, 29 Apr 2026 18:33:46 +0000 (GMT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc\n :content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=pp1; bh=mwEBmMLzFUJkI1AGT\n d3tZhrWqb7aAsSGvCaaV+1PZSY=; b=L+kjMuLafCT2m8mHZkVRbk1GeTmmmADUK\n nEVoI/UAYj2XuIfZdfVsLGriSUxFHKbANuJkPDYkuRTbvlCsPrlnlPTzoFjJKT+b\n PIws3hh7JKwesWCY9948Bm8zTgVxM+R7osz9zlXXPDzhHGImckWcbFfRXoE5dw47\n WdMH/SSpxHwUvunKV1kk3HCXgpPWqSBb6WovEW2OM/b+F7d4VTpZ+qe7TCIfF2Y5\n 3YwxoTyLvhD6nIezDbLeCD1ScxEgi1uU+KlrNfdlKm8xBQZpc9qjc9p8ysLLP7Ip\n 9pDwgq3/Wa3XhrWMv48Fg0IauCECvOWgrNL8mkIUA9ALIDPpXyyqQ==","From":"Harsh Prateek Bora <harshpb@linux.ibm.com>","To":"qemu-devel@nongnu.org","Cc":"Aditya Gupta <adityag@linux.ibm.com>,\n Hari Bathini <hbathini@linux.ibm.com>,\n Sourabh Jain <sourabhjain@linux.ibm.com>,\n Shivang Upadhyay <shivangu@linux.ibm.com>","Subject":"[PULL 08/13] pnv/mpipl: Enable MPIPL support","Date":"Thu, 30 Apr 2026 00:02:58 +0530","Message-ID":"<20260429183310.12455-9-harshpb@linux.ibm.com>","X-Mailer":"git-send-email 2.52.0","In-Reply-To":"<20260429183310.12455-1-harshpb@linux.ibm.com>","References":"<20260429183310.12455-1-harshpb@linux.ibm.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-TM-AS-GCONF":"00","X-Proofpoint-GUID":"W_1Qy9WYk5HVke7cwG61ldIwWokepXbR","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDI5MDE4NCBTYWx0ZWRfX9tKYAQGDX6Il\n FWN90vVpYdRF0X5VukBdiwOwCgiacZeRxqiP63HGNiis6EdFV/RKJwyxulpmuPnOpl9a2xCW6/O\n CvYOPlAkI+6A35/Z/pei+5e0LfYEWS6BW8a/s454aGvncdYkh/D9nhWDM1QkLW9XHZokrVJuVeI\n YJr4hBNuUrpFUhwXH1WgrgQt3kyXm2V4Kvxk60ytncJoJ7y+XIqjbfKNgKhEDtuv7w0tRC+ekEh\n slAkr4gfdr6LpLCuZTJYTGV00sKPVn9ugqkLnAGyHVpMwGbGw61r9ngf7D0ibrkkN2x6aNnXc8m\n QXU85mUx7WGGS2zbYtIRxO9FmYkzNMTwc0vCRR3cU1+4WAGhZbEp3mWG1GzO6yLKOY7xJ2yuK/j\n gKp+dt4DhvHmdGkmeB1ndXBqdZaDS9ceA4+BGMOmLQQeLsPZJ+AaNlejxXT/ku2gfKrchdDiMBS\n 1LcAJYKurML/V/MW5tQ==","X-Authority-Analysis":"v=2.4 cv=Kc7idwYD c=1 sm=1 tr=0 ts=69f24f12 cx=c_pps\n a=3Bg1Hr4SwmMryq2xdFQyZA==:117 a=3Bg1Hr4SwmMryq2xdFQyZA==:17\n a=A5OVakUREuEA:10 a=f7IdgyKtn90A:10 a=VkNPw1HP01LnGYTKEx00:22\n a=RnoormkPH1_aCDwRdu11:22 a=uAbxVGIbfxUO_5tXvNgY:22 a=VwQbUJbxAAAA:8\n a=VnNF1IyMAAAA:8 a=Ot5QZ2y7QXi8G_WxSMwA:9","X-Proofpoint-ORIG-GUID":"W_1Qy9WYk5HVke7cwG61ldIwWokepXbR","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-29_01,2026-04-28_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n clxscore=1015 phishscore=0 bulkscore=0 adultscore=0 spamscore=0\n malwarescore=0 impostorscore=0 priorityscore=1501 lowpriorityscore=0\n suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000\n definitions=main-2604290184","Received-SPF":"pass client-ip=148.163.156.1;\n envelope-from=harshpb@linux.ibm.com;\n helo=mx0a-001b2d01.pphosted.com","X-Spam_score_int":"-26","X-Spam_score":"-2.7","X-Spam_bar":"--","X-Spam_report":"(-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7,\n RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Aditya Gupta <adityag@linux.ibm.com>\n\nWith all MPIPL support in place, export a \"dump\" node in device tree,\nsignifying that PowerNV QEMU platform supports MPIPL\n\nAlso, export fw-load-area dt node, which has details about where the\nkernel & initrd were loaded, so that kernel can verify whether the\nkernel/initrd images were loaded within the boot memory region. QEMU\njust exports these details in fw-load-area, the check for boot memory\nregion is done in kernel.\n\nSince now device tree can change at pnv_reset, hence regenerate device\ntree during pnv_reset\n\nReviewed-by: Hari Bathini <hbathini@linux.ibm.com>\nReviewed-by: Sourabh Jain <sourabhjain@linux.ibm.com>\nSigned-off-by: Aditya Gupta <adityag@linux.ibm.com>\nTested-by: Shivang Upadhyay <shivangu@linux.ibm.com>\nLink: https://lore.kernel.org/qemu-devel/20260424083837.214947-9-adityag@linux.ibm.com\nSigned-off-by: Harsh Prateek Bora <harshpb@linux.ibm.com>\n---\n hw/ppc/pnv.c | 46 +++++++++++++++++++++++++++++++++++++++++++++-\n 1 file changed, 45 insertions(+), 1 deletion(-)","diff":"diff --git a/hw/ppc/pnv.c b/hw/ppc/pnv.c\nindex 48f49bef82..89096f9a84 100644\n--- a/hw/ppc/pnv.c\n+++ b/hw/ppc/pnv.c\n@@ -54,6 +54,7 @@\n #include \"hw/ppc/pnv_chip.h\"\n #include \"hw/ppc/pnv_xscom.h\"\n #include \"hw/ppc/pnv_pnor.h\"\n+#include \"hw/ppc/pnv_mpipl.h\"\n \n #include \"hw/isa/isa.h\"\n #include \"hw/char/serial-isa.h\"\n@@ -672,6 +673,39 @@ static void pnv_dt_power_mgt(PnvMachineState *pnv, void *fdt)\n     _FDT(fdt_setprop_cell(fdt, off, \"ibm,enabled-stop-levels\", 0xc0000000));\n }\n \n+static void pnv_dt_mpipl_dump(PnvMachineState *pnv, void *fdt)\n+{\n+    int off;\n+\n+    /*\n+     * Add \"dump\" node so kernel knows MPIPL (aka fadump) is supported\n+     *\n+     * Note: This is only needed to be done since we are passing device tree to\n+     * opal\n+     *\n+     * In case HDAT is supported in future, then opal can add these nodes by\n+     * itself based on system attribute having MPIPL_SUPPORTED bit set\n+     */\n+    off = fdt_add_subnode(fdt, 0, \"ibm,opal\");\n+    if (off == -FDT_ERR_EXISTS) {\n+        off = fdt_path_offset(fdt, \"/ibm,opal\");\n+    }\n+\n+    _FDT(off);\n+    off = fdt_add_subnode(fdt, off, \"dump\");\n+    _FDT(off);\n+    _FDT((fdt_setprop_string(fdt, off, \"compatible\", \"ibm,opal-dump\")));\n+\n+    /* Add kernel and initrd as fw-load-area */\n+    uint64_t fw_load_area[4] = {\n+        cpu_to_be64(KERNEL_LOAD_ADDR), cpu_to_be64(KERNEL_MAX_SIZE),\n+        cpu_to_be64(INITRD_LOAD_ADDR), cpu_to_be64(INITRD_MAX_SIZE)\n+    };\n+\n+    _FDT((fdt_setprop(fdt, off, \"fw-load-area\",\n+                    fw_load_area, sizeof(fw_load_area))));\n+}\n+\n static void *pnv_dt_create(MachineState *machine)\n {\n     PnvMachineClass *pmc = PNV_MACHINE_GET_CLASS(machine);\n@@ -734,6 +768,9 @@ static void *pnv_dt_create(MachineState *machine)\n         pmc->dt_power_mgt(pnv, fdt);\n     }\n \n+    /* Advertise support for MPIPL */\n+    pnv_dt_mpipl_dump(pnv, fdt);\n+\n     return fdt;\n }\n \n@@ -765,6 +802,10 @@ static void pnv_reset(MachineState *machine, ResetType type)\n         mpipl_write_succeeded = do_mpipl_write(pnv);\n     }\n \n+    /* Regenerate device tree */\n+    fdt = pnv_dt_create(machine);\n+    _FDT((fdt_pack(fdt)));\n+\n     /*\n      * If it's a MPIPL boot, add the \"mpipl-boot\" property, and reset the\n      * boolean for MPIPL boot for next boot\n@@ -814,8 +855,11 @@ static void pnv_reset(MachineState *machine, ResetType type)\n                 sizeof(proc_area));\n     }\n \n-    fdt = machine->fdt;\n     cpu_physical_memory_write(PNV_FDT_ADDR, fdt, fdt_totalsize(fdt));\n+\n+    /* Free previous device tree set by pnv_init/reset/machine_init_done */\n+    g_free(machine->fdt);\n+    machine->fdt = fdt;\n }\n \n static ISABus *pnv_chip_power8_isa_create(PnvChip *chip, Error **errp)\n","prefixes":["PULL","08/13"]}