{"id":2230411,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230411/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-aspeed/patch/20260429-winbond-v6-18-rc1-cont-read-v3-3-0f38b3c229ad@bootlin.com/","project":{"id":57,"url":"http://patchwork.ozlabs.org/api/1.1/projects/57/?format=json","name":"Linux ASPEED SoC development","link_name":"linux-aspeed","list_id":"linux-aspeed.lists.ozlabs.org","list_email":"linux-aspeed@lists.ozlabs.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429-winbond-v6-18-rc1-cont-read-v3-3-0f38b3c229ad@bootlin.com>","date":"2026-04-29T17:56:40","name":"[v3,03/11] mtd: spinand: Drop ECC dirmaps","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"ec11c91b6c80593451864b470500c9b5cdba227c","submitter":{"id":73368,"url":"http://patchwork.ozlabs.org/api/1.1/people/73368/?format=json","name":"Miquel Raynal","email":"miquel.raynal@bootlin.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-aspeed/patch/20260429-winbond-v6-18-rc1-cont-read-v3-3-0f38b3c229ad@bootlin.com/mbox/","series":[{"id":502122,"url":"http://patchwork.ozlabs.org/api/1.1/series/502122/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-aspeed/list/?series=502122","date":"2026-04-29T17:56:39","name":"mtd: spinand: Winbond continuous read support","version":3,"mbox":"http://patchwork.ozlabs.org/series/502122/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230411/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230411/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=uDsKwvQO;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.ozlabs.org\n (client-ip=2404:9400:21b9:f100::1; helo=lists.ozlabs.org;\n envelope-from=linux-aspeed+bounces-3989-incoming=patchwork.ozlabs.org@lists.ozlabs.org;\n receiver=patchwork.ozlabs.org)","lists.ozlabs.org; arc=none smtp.remote-ip=185.246.85.4","lists.ozlabs.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com","lists.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=uDsKwvQO;\n\tdkim-atps=neutral","lists.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=bootlin.com\n (client-ip=185.246.85.4; helo=smtpout-03.galae.net;\n envelope-from=miquel.raynal@bootlin.com; receiver=lists.ozlabs.org)"],"Received":["from lists.ozlabs.org (lists.ozlabs.org\n [IPv6:2404:9400:21b9:f100::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5QHZ1knKz1xqf\n\tfor ; Thu, 30 Apr 2026 04:07:06 +1000 (AEST)","from boromir.ozlabs.org (localhost [127.0.0.1])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4g5QHY0FSYz2yps;\n\tThu, 30 Apr 2026 04:07:05 +1000 (AEST)","from smtpout-03.galae.net (smtpout-03.galae.net [185.246.85.4])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature RSA-PSS (2048 bits) server-digest\n SHA256)\n\t(No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 4g5QHT6vlTz2ySc\n\tfor ; Thu, 30 Apr 2026 04:07:01 +1000 (AEST)","from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233])\n\tby smtpout-03.galae.net (Postfix) with ESMTPS id E77054E42B6A;\n\tWed, 29 Apr 2026 17:57:47 +0000 (UTC)","from mail.galae.net (mail.galae.net [212.83.136.155])\n\tby smtpout-01.galae.net (Postfix) with ESMTPS id BABB15FD43;\n\tWed, 29 Apr 2026 17:57:47 +0000 (UTC)","from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon)\n with ESMTPSA id C966E1072B171;\n\tWed, 29 Apr 2026 19:57:41 +0200 (CEST)"],"ARC-Seal":"i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1777486024;\n\tcv=none;\n b=G/XXYNzlVyA/EFxu5XOFS6Igv6FCPhlK8iZZcZQTyNXyixsHsTGo9dZx+vhTjZVShA+wxydOfQ9NhddVYJZ2vL8wMK07UhUAWJD/xyqmfL8Upepn6NuqE/sjm60xfPzASRM574Go/HthUoWAz5h1JJb3PCGyry24eEZpGibT4ThDnXSnpPZoG4n0puHMkY42BA0mQKRKGo5KTog8Ae2ZIDD3vQAgFTQC2Cz8DIOD5UrdmnWiQiVbjLD1nGFkv/wCRzOpbkQNn8Czy+Xq0NL+mOMMayhoGYRJp88UGru1FrYyL+Cs6O51CA42MkUxoIf+jfYu+n3/HbOoLaqCTeASow==","ARC-Message-Signature":"i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707;\n\tt=1777486024; c=relaxed/relaxed;\n\tbh=QdHHmy5KibUj7IOUfvRAtvrskjTvNN+KNx7nY11cePM=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=W8IZ69ZIZvxbdy/5jdRMVkaUhiWN3VMBK6QAL+CjP13UgcrkfeSy7QOX/mZJKpacLejuu/DTscLKdYi14sO6nI+WOJ9lEq53mKxhDVGakvAeHQhzvUoIOHihvhjRCk8an+NLue+a4ozw4ntPVIAh7BPjIvFXQUg2lMo92oXy3Pn/uQs2+sHdKSxEJwKVWcStTCnrMsOS6qbj8/q/N8A/6x0yh4hR5i+nHpm6UF7z69snNpiKq1kDGj8tfijwg5t9lTamLeJgyJO7g1q+tE9MpZ6H4E/iEuS6CUUNIY1ptk1WnnJcCGQNNhVu6wBc0bz3O7kADK+s2heebxAWI9l4zA==","ARC-Authentication-Results":"i=1; lists.ozlabs.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com;\n dkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=uDsKwvQO; dkim-atps=neutral;\n spf=pass (client-ip=185.246.85.4; helo=smtpout-03.galae.net;\n envelope-from=miquel.raynal@bootlin.com;\n receiver=lists.ozlabs.org) smtp.mailfrom=bootlin.com","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim;\n\tt=1777485465; h=from:subject:date:message-id:to:cc:mime-version:content-type:\n\t content-transfer-encoding:in-reply-to:references;\n\tbh=QdHHmy5KibUj7IOUfvRAtvrskjTvNN+KNx7nY11cePM=;\n\tb=uDsKwvQOEhv6WrNXDMP9ss0SW/69JMJHgvqRB8tshJUyUYKiLRCiM6vONo8b0Y8rcmqBd2\n\tBEABK7qva7LRm2ch44uFcuvG8mx9hdH2X0tMsCNHyRze3nTQMetp+I0I/QJ1rfejdggIGn\n\tX7Xzyl0AgBsSQxWeM+jW9LzsFGHgo6auF20jWVlet49Oi87WBUUHrFYCqb5wVjUTTO6+yA\n\t+bQzEtHGMLjcg6DzVm6/oVnNpjZlHFj0tm5qYGe1o5kqgg46w9Ku3um13/qpvofCq3I6Fj\n\t5YbuqF48vQSXbuDiBZE7f2ssG/IeOKERTDFuPuNGrlmT8oGKR7YlaxyAhJQT3Q==","From":"Miquel Raynal ","Date":"Wed, 29 Apr 2026 19:56:40 +0200","Subject":"[PATCH v3 03/11] mtd: spinand: Drop ECC dirmaps","X-Mailing-List":"linux-aspeed@lists.ozlabs.org","List-Id":"","List-Help":"","List-Owner":"","List-Post":"","List-Archive":",\n ","List-Subscribe":",\n ,\n ","List-Unsubscribe":"","Precedence":"list","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"\n <20260429-winbond-v6-18-rc1-cont-read-v3-3-0f38b3c229ad@bootlin.com>","References":"\n <20260429-winbond-v6-18-rc1-cont-read-v3-0-0f38b3c229ad@bootlin.com>","In-Reply-To":"\n <20260429-winbond-v6-18-rc1-cont-read-v3-0-0f38b3c229ad@bootlin.com>","To":"Mark Brown , Richard Weinberger ,\n Vignesh Raghavendra , Michael Walle ,\n Miquel Raynal ,\n Takahiro Kuwano ,\n Lorenzo Bianconi , Ray Liu ,\n Chin-Ting Kuo , =?utf-8?q?C=C3=A9dric_Le_Goa?=\n\t=?utf-8?q?ter?= , Joel Stanley ,\n Andrew Jeffery ,\n Avi Fishman , Tomer Maimon ,\n Tali Perry , Patrick Venture ,\n Nancy Yuen , Benjamin Fair ,\n Maxime Coquelin ,\n Alexandre Torgue , =?utf-8?q?Jonathan_Neusch?=\n\t=?utf-8?q?=C3=A4fer?= ","Cc":"Pratyush Yadav ,\n Thomas Petazzoni ,\n Steam Lin , Santhosh Kumar K ,\n linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org,\n linux-mtd@lists.infradead.org, linux-arm-kernel@lists.infradead.org,\n linux-aspeed@lists.ozlabs.org, openbmc@lists.ozlabs.org,\n linux-stm32@st-md-mailman.stormreply.com","X-Mailer":"b4 0.14.3","X-Last-TLS-Session-Version":"TLSv1.3","X-Spam-Status":"No, score=-0.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,\n\tDKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS,SPF_PASS autolearn=disabled\n\tversion=4.0.1","X-Spam-Checker-Version":"SpamAssassin 4.0.1 (2024-03-25) on lists.ozlabs.org"},"content":"Direct mappings are very static concepts, which allow us to reuse a\ntemplate to perform reads or writes in a very efficient manner after a\nsingle initialization. With the introduction of pipelined ECC engines\nfor SPI controllers, the need to differentiate between an operation with\nand without correction has arised. The chosen solution at that time has\nbeen to create new direct mappings for these operations, jumping from 2\nto 4 dirmaps per target. Enabling ECC was done by choosing the correct\ndirmap.\n\nToday, we need to further parametrize dirmaps. With the goal to enable\ncontinuous reads on a wider range of devices, we will need more\nflexibility regarding the read from cache operation template to pick at\nrun time, for instance to use shorter \"continuous read from cache\"\nvariants.\n\nWe could create other direct mappings, but it would increase the matrix\nby a power of two, bringing the theoretical number of dirmaps to\n8 (read/write, ecc, shorter read variants) per target. This grow is not\nsustainable, so let's change how dirmaps work - a little bit.\n\nOperations already carry an ECC parameter, use it to indicate whether\nerror correction is required or not. In practice this change happens\nonly at the core level, SPI controller drivers do not care about the\ndirect mapping structure in this case, they just pick whatever is in the\ntemplate as a base. As a result, we allow the core to dynamically change\nthe content of the templates.\n\nHe who can do more can do less, so during the checking steps, make sure\nto enable the ECC requirement just for the time of the checks.\n\nSigned-off-by: Miquel Raynal \n---\n drivers/mtd/nand/spi/core.c | 52 +++++++++++++++++----------------------------\n include/linux/mtd/spinand.h | 2 --\n 2 files changed, 20 insertions(+), 34 deletions(-)","diff":"diff --git a/drivers/mtd/nand/spi/core.c b/drivers/mtd/nand/spi/core.c\nindex 1c3ac9ad650e..663f5d6a6bd7 100644\n--- a/drivers/mtd/nand/spi/core.c\n+++ b/drivers/mtd/nand/spi/core.c\n@@ -487,10 +487,13 @@ static int spinand_read_from_cache_op(struct spinand_device *spinand,\n \t\t}\n \t}\n \n-\tif (req->mode == MTD_OPS_RAW)\n-\t\trdesc = spinand->dirmaps[req->pos.plane].rdesc;\n+\trdesc = spinand->dirmaps[req->pos.plane].rdesc;\n+\n+\tif (nand->ecc.engine->integration == NAND_ECC_ENGINE_INTEGRATION_PIPELINED &&\n+\t req->mode != MTD_OPS_RAW)\n+\t\trdesc->info.op_tmpl.data.ecc = true;\n \telse\n-\t\trdesc = spinand->dirmaps[req->pos.plane].rdesc_ecc;\n+\t\trdesc->info.op_tmpl.data.ecc = false;\n \n \tif (spinand->flags & SPINAND_HAS_READ_PLANE_SELECT_BIT)\n \t\tcolumn |= req->pos.plane << fls(nanddev_page_size(nand));\n@@ -579,10 +582,13 @@ static int spinand_write_to_cache_op(struct spinand_device *spinand,\n \t\t\t req->ooblen);\n \t}\n \n-\tif (req->mode == MTD_OPS_RAW)\n-\t\twdesc = spinand->dirmaps[req->pos.plane].wdesc;\n+\twdesc = spinand->dirmaps[req->pos.plane].wdesc;\n+\n+\tif (nand->ecc.engine->integration == NAND_ECC_ENGINE_INTEGRATION_PIPELINED &&\n+\t req->mode != MTD_OPS_RAW)\n+\t\twdesc->info.op_tmpl.data.ecc = true;\n \telse\n-\t\twdesc = spinand->dirmaps[req->pos.plane].wdesc_ecc;\n+\t\twdesc->info.op_tmpl.data.ecc = false;\n \n \tif (spinand->flags & SPINAND_HAS_PROG_PLANE_SELECT_BIT)\n \t\tcolumn |= req->pos.plane << fls(nanddev_page_size(nand));\n@@ -1231,12 +1237,17 @@ static int spinand_create_dirmap(struct spinand_device *spinand,\n \tstruct nand_device *nand = spinand_to_nand(spinand);\n \tstruct spi_mem_dirmap_info info = { 0 };\n \tstruct spi_mem_dirmap_desc *desc;\n+\tbool enable_ecc = false;\n+\n+\tif (nand->ecc.engine->integration == NAND_ECC_ENGINE_INTEGRATION_PIPELINED)\n+\t\tenable_ecc = true;\n \n \t/* The plane number is passed in MSB just above the column address */\n \tinfo.offset = plane << fls(nand->memorg.pagesize);\n \n+\t/* Write descriptor */\n \tinfo.length = nanddev_page_size(nand) + nanddev_per_page_oobsize(nand);\n-\tinfo.op_tmpl = *spinand->op_templates->update_cache;\n+\tinfo.op_tmpl.data.ecc = enable_ecc;\n \tdesc = devm_spi_mem_dirmap_create(&spinand->spimem->spi->dev,\n \t\t\t\t\t spinand->spimem, &info);\n \tif (IS_ERR(desc))\n@@ -1244,38 +1255,15 @@ static int spinand_create_dirmap(struct spinand_device *spinand,\n \n \tspinand->dirmaps[plane].wdesc = desc;\n \n+\t/* Read descriptor */\n \tinfo.op_tmpl = *spinand->op_templates->read_cache;\n+\tinfo.op_tmpl.data.ecc = enable_ecc;\n \tdesc = spinand_create_rdesc(spinand, &info);\n \tif (IS_ERR(desc))\n \t\treturn PTR_ERR(desc);\n \n \tspinand->dirmaps[plane].rdesc = desc;\n \n-\tif (nand->ecc.engine->integration != NAND_ECC_ENGINE_INTEGRATION_PIPELINED) {\n-\t\tspinand->dirmaps[plane].wdesc_ecc = spinand->dirmaps[plane].wdesc;\n-\t\tspinand->dirmaps[plane].rdesc_ecc = spinand->dirmaps[plane].rdesc;\n-\n-\t\treturn 0;\n-\t}\n-\n-\tinfo.length = nanddev_page_size(nand) + nanddev_per_page_oobsize(nand);\n-\tinfo.op_tmpl = *spinand->op_templates->update_cache;\n-\tinfo.op_tmpl.data.ecc = true;\n-\tdesc = devm_spi_mem_dirmap_create(&spinand->spimem->spi->dev,\n-\t\t\t\t\t spinand->spimem, &info);\n-\tif (IS_ERR(desc))\n-\t\treturn PTR_ERR(desc);\n-\n-\tspinand->dirmaps[plane].wdesc_ecc = desc;\n-\n-\tinfo.op_tmpl = *spinand->op_templates->read_cache;\n-\tinfo.op_tmpl.data.ecc = true;\n-\tdesc = spinand_create_rdesc(spinand, &info);\n-\tif (IS_ERR(desc))\n-\t\treturn PTR_ERR(desc);\n-\n-\tspinand->dirmaps[plane].rdesc_ecc = desc;\n-\n \treturn 0;\n }\n \ndiff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h\nindex e1f19664bb25..896e9b5de0c4 100644\n--- a/include/linux/mtd/spinand.h\n+++ b/include/linux/mtd/spinand.h\n@@ -684,8 +684,6 @@ struct spinand_info {\n struct spinand_dirmap {\n \tstruct spi_mem_dirmap_desc *wdesc;\n \tstruct spi_mem_dirmap_desc *rdesc;\n-\tstruct spi_mem_dirmap_desc *wdesc_ecc;\n-\tstruct spi_mem_dirmap_desc *rdesc_ecc;\n };\n \n /**\n","prefixes":["v3","03/11"]}