{"id":2230400,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230400/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-aspeed/patch/20260429-winbond-v6-18-rc1-cont-read-v3-7-0f38b3c229ad@bootlin.com/","project":{"id":57,"url":"http://patchwork.ozlabs.org/api/1.1/projects/57/?format=json","name":"Linux ASPEED SoC development","link_name":"linux-aspeed","list_id":"linux-aspeed.lists.ozlabs.org","list_email":"linux-aspeed@lists.ozlabs.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429-winbond-v6-18-rc1-cont-read-v3-7-0f38b3c229ad@bootlin.com>","date":"2026-04-29T17:56:44","name":"[v3,07/11] mtd: spinand: winbond: Ensure chips are ordered by density","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"b4998afe93deb9916d8b4bc264cff680c61a968f","submitter":{"id":73368,"url":"http://patchwork.ozlabs.org/api/1.1/people/73368/?format=json","name":"Miquel Raynal","email":"miquel.raynal@bootlin.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-aspeed/patch/20260429-winbond-v6-18-rc1-cont-read-v3-7-0f38b3c229ad@bootlin.com/mbox/","series":[{"id":502122,"url":"http://patchwork.ozlabs.org/api/1.1/series/502122/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-aspeed/list/?series=502122","date":"2026-04-29T17:56:39","name":"mtd: spinand: Winbond continuous read support","version":3,"mbox":"http://patchwork.ozlabs.org/series/502122/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230400/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230400/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=2h0yUx/p;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.ozlabs.org\n (client-ip=2404:9400:21b9:f100::1; helo=lists.ozlabs.org;\n envelope-from=linux-aspeed+bounces-3980-incoming=patchwork.ozlabs.org@lists.ozlabs.org;\n receiver=patchwork.ozlabs.org)","lists.ozlabs.org;\n arc=none smtp.remote-ip=185.246.84.56","lists.ozlabs.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com","lists.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=2h0yUx/p;\n\tdkim-atps=neutral","lists.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=bootlin.com\n (client-ip=185.246.84.56; helo=smtpout-02.galae.net;\n envelope-from=miquel.raynal@bootlin.com; receiver=lists.ozlabs.org)"],"Received":["from lists.ozlabs.org (lists.ozlabs.org\n [IPv6:2404:9400:21b9:f100::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5QCP5WY3z1yHX\n\tfor ; Thu, 30 Apr 2026 04:03:29 +1000 (AEST)","from boromir.ozlabs.org (localhost [127.0.0.1])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4g5QCL6sbzz2yr6;\n\tThu, 30 Apr 2026 04:03:26 +1000 (AEST)","from smtpout-02.galae.net (smtpout-02.galae.net [185.246.84.56])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature RSA-PSS (2048 bits) server-digest\n SHA256)\n\t(No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 4g5QCH30Djz2yps;\n\tThu, 30 Apr 2026 04:03:21 +1000 (AEST)","from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233])\n\tby smtpout-02.galae.net (Postfix) with ESMTPS id 796031A3461;\n\tWed, 29 Apr 2026 17:58:05 +0000 (UTC)","from mail.galae.net (mail.galae.net [212.83.136.155])\n\tby smtpout-01.galae.net (Postfix) with ESMTPS id 45BF15FD43;\n\tWed, 29 Apr 2026 17:58:05 +0000 (UTC)","from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon)\n with ESMTPSA id C10A61072B178;\n\tWed, 29 Apr 2026 19:57:58 +0200 (CEST)"],"ARC-Seal":"i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1777485806;\n\tcv=none;\n b=ShFq6Jst9c42fFfGcRagv3E0SLP7YuTbwlPHQFewNzM5xAcZz69W/vOS1x+9A/GEHS0toUZ4QhxdbMjLDdenBTtKRJ8F9ZJH82lq0+qO59N9ZlZaj+xl/qtVY0PD8iSJBW5sdJEX0JS8byGNuGQICFT7MDdg4ViIp62btjTtGXK6ljvw1tx4ZGDXXlcs4hnSuUkG1QtzkkkEC6kgYdxjk9189wi59FDZQAynrFvjcNO8Adn3PNp49URfxMdooRJxP9d/amWIGJyNN2puAQv0Ed1trJ1gKpf5ywDX41xKH12F+17ztuTYB5lgEliOQJro/4goUHt0PkxdIqLaew+S6A==","ARC-Message-Signature":"i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707;\n\tt=1777485806; c=relaxed/relaxed;\n\tbh=HprCtklTZSXAxrv5AUxEIcuHwzjnoOSSK/fyyTwUO1Q=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=hQjgjjB0bp80ChCshVf7w7N/Om51asp8dLbG8Ozfggki3cU7CEGZJKAcH3flyx8e+hhYJjWz2CBBunQ0iQZ67HeD1oHmVxkjtwbEd49X47Tnk7av0KxEqaGL48mq0Kz8qiAq4HhsXxUPjr5vWAsdQWY78CWk4BLsYAUT3KsFWzPMtHM24SrfcaDscAbqXCopnYUTmxrmtPKZrl9+52IV2kOdgKMRbUVmO29VxqXl3ZMMh6Zb0OWEuODk4sf6406v4jEZMV7KaimtU5pLg4q8gz7Ke734Hpf8ajzQ9L4B4mj70TTuGnMn3tP+YKRACC+n9T/JxHJ1KJCY5Z4cbgAnEw==","ARC-Authentication-Results":"i=1; lists.ozlabs.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com;\n dkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=2h0yUx/p; dkim-atps=neutral;\n spf=pass (client-ip=185.246.84.56; helo=smtpout-02.galae.net;\n envelope-from=miquel.raynal@bootlin.com;\n receiver=lists.ozlabs.org) smtp.mailfrom=bootlin.com","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim;\n\tt=1777485483; h=from:subject:date:message-id:to:cc:mime-version:content-type:\n\t content-transfer-encoding:in-reply-to:references;\n\tbh=HprCtklTZSXAxrv5AUxEIcuHwzjnoOSSK/fyyTwUO1Q=;\n\tb=2h0yUx/p5Hja1S+pQd+gl50t3YIhkpxRsKG5nJ165vnvrTv90N4OXtorw37kK/rs2QOMtF\n\tUcAPQAMKCm9kV3K6OFJh2acQrCERzuvscuxFcscI84fQEWqCQ2rtotTXnFMopvBIxwPfON\n\tkL3XlLNf2JQ8p34gdBDBSTFxxPFVG3lp2kL7K6jIGQmPib7VBgXwOa+Ifudb8hrNj6Qibi\n\tXCM0FThdYK9o2KKUOjT5j8c8ladUrhTaPyatCIwsrXzpF5UcQB0FeJCDaPuox/5jC9U+XW\n\t3fQJes8ft8SlKmb/vtM3gnScS/HSiGG7M87RZUlOVt5IMRuvOEgWDBTr8IsPcg==","From":"Miquel Raynal ","Date":"Wed, 29 Apr 2026 19:56:44 +0200","Subject":"[PATCH v3 07/11] mtd: spinand: winbond: Ensure chips are ordered\n by density","X-Mailing-List":"linux-aspeed@lists.ozlabs.org","List-Id":"","List-Help":"","List-Owner":"","List-Post":"","List-Archive":",\n ","List-Subscribe":",\n ,\n ","List-Unsubscribe":"","Precedence":"list","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"\n <20260429-winbond-v6-18-rc1-cont-read-v3-7-0f38b3c229ad@bootlin.com>","References":"\n <20260429-winbond-v6-18-rc1-cont-read-v3-0-0f38b3c229ad@bootlin.com>","In-Reply-To":"\n <20260429-winbond-v6-18-rc1-cont-read-v3-0-0f38b3c229ad@bootlin.com>","To":"Mark Brown , Richard Weinberger ,\n Vignesh Raghavendra , Michael Walle ,\n Miquel Raynal ,\n Takahiro Kuwano ,\n Lorenzo Bianconi , Ray Liu ,\n Chin-Ting Kuo , =?utf-8?q?C=C3=A9dric_Le_Goa?=\n\t=?utf-8?q?ter?= , Joel Stanley ,\n Andrew Jeffery ,\n Avi Fishman , Tomer Maimon ,\n Tali Perry , Patrick Venture ,\n Nancy Yuen , Benjamin Fair ,\n Maxime Coquelin ,\n Alexandre Torgue , =?utf-8?q?Jonathan_Neusch?=\n\t=?utf-8?q?=C3=A4fer?= ","Cc":"Pratyush Yadav ,\n Thomas Petazzoni ,\n Steam Lin , Santhosh Kumar K ,\n linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org,\n linux-mtd@lists.infradead.org, linux-arm-kernel@lists.infradead.org,\n linux-aspeed@lists.ozlabs.org, openbmc@lists.ozlabs.org,\n linux-stm32@st-md-mailman.stormreply.com","X-Mailer":"b4 0.14.3","X-Last-TLS-Session-Version":"TLSv1.3","X-Spam-Status":"No, score=-0.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,\n\tDKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS,SPF_PASS autolearn=disabled\n\tversion=4.0.1","X-Spam-Checker-Version":"SpamAssassin 4.0.1 (2024-03-25) on lists.ozlabs.org"},"content":"All W35N0xJW chips have been added in a row, move the definition of the\n2 and 4 Gb variants so their respective locations in the table.\n\nSigned-off-by: Miquel Raynal \n---\n drivers/mtd/nand/spi/winbond.c | 44 +++++++++++++++++++++---------------------\n 1 file changed, 22 insertions(+), 22 deletions(-)","diff":"diff --git a/drivers/mtd/nand/spi/winbond.c b/drivers/mtd/nand/spi/winbond.c\nindex ad22774096e6..f4d4ffaa1f62 100644\n--- a/drivers/mtd/nand/spi/winbond.c\n+++ b/drivers/mtd/nand/spi/winbond.c\n@@ -511,28 +511,6 @@ static const struct spinand_info winbond_spinand_table[] = {\n \t\t SPINAND_INFO_VENDOR_OPS(&winbond_w35_ops),\n \t\t SPINAND_ECCINFO(&w35n01jw_ooblayout, NULL),\n \t\t SPINAND_CONFIGURE_CHIP(w35n0xjw_vcr_cfg)),\n-\tSPINAND_INFO(\"W35N02JW\", /* 1.8V */\n-\t\t SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xdf, 0x22),\n-\t\t NAND_MEMORG(1, 4096, 128, 64, 512, 10, 1, 2, 1),\n-\t\t NAND_ECCREQ(1, 512),\n-\t\t SPINAND_INFO_OP_VARIANTS(&read_cache_octal_variants,\n-\t\t\t\t\t &write_cache_octal_variants,\n-\t\t\t\t\t &update_cache_octal_variants),\n-\t\t 0,\n-\t\t SPINAND_INFO_VENDOR_OPS(&winbond_w35_ops),\n-\t\t SPINAND_ECCINFO(&w35n01jw_ooblayout, NULL),\n-\t\t SPINAND_CONFIGURE_CHIP(w35n0xjw_vcr_cfg)),\n-\tSPINAND_INFO(\"W35N04JW\", /* 1.8V */\n-\t\t SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xdf, 0x23),\n-\t\t NAND_MEMORG(1, 4096, 128, 64, 512, 10, 1, 4, 1),\n-\t\t NAND_ECCREQ(1, 512),\n-\t\t SPINAND_INFO_OP_VARIANTS(&read_cache_octal_variants,\n-\t\t\t\t\t &write_cache_octal_variants,\n-\t\t\t\t\t &update_cache_octal_variants),\n-\t\t 0,\n-\t\t SPINAND_INFO_VENDOR_OPS(&winbond_w35_ops),\n-\t\t SPINAND_ECCINFO(&w35n01jw_ooblayout, NULL),\n-\t\t SPINAND_CONFIGURE_CHIP(w35n0xjw_vcr_cfg)),\n \t/* 2G-bit densities */\n \tSPINAND_INFO(\"W25M02GV\", /* 2x1G-bit 3.3V */\n \t\t SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xab, 0x21),\n@@ -573,6 +551,17 @@ static const struct spinand_info winbond_spinand_table[] = {\n \t\t\t\t\t &update_cache_variants),\n \t\t 0,\n \t\t SPINAND_ECCINFO(&w25n02kv_ooblayout, w25n02kv_ecc_get_status)),\n+\tSPINAND_INFO(\"W35N02JW\", /* 1.8V */\n+\t\t SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xdf, 0x22),\n+\t\t NAND_MEMORG(1, 4096, 128, 64, 512, 10, 1, 2, 1),\n+\t\t NAND_ECCREQ(1, 512),\n+\t\t SPINAND_INFO_OP_VARIANTS(&read_cache_octal_variants,\n+\t\t\t\t\t &write_cache_octal_variants,\n+\t\t\t\t\t &update_cache_octal_variants),\n+\t\t 0,\n+\t\t SPINAND_INFO_VENDOR_OPS(&winbond_w35_ops),\n+\t\t SPINAND_ECCINFO(&w35n01jw_ooblayout, NULL),\n+\t\t SPINAND_CONFIGURE_CHIP(w35n0xjw_vcr_cfg)),\n \t/* 4G-bit densities */\n \tSPINAND_INFO(\"W25N04KV\", /* 3.3V */\n \t\t SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xaa, 0x23),\n@@ -592,6 +581,17 @@ static const struct spinand_info winbond_spinand_table[] = {\n \t\t\t\t\t &update_cache_variants),\n \t\t 0,\n \t\t SPINAND_ECCINFO(&w25n02kv_ooblayout, w25n02kv_ecc_get_status)),\n+\tSPINAND_INFO(\"W35N04JW\", /* 1.8V */\n+\t\t SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xdf, 0x23),\n+\t\t NAND_MEMORG(1, 4096, 128, 64, 512, 10, 1, 4, 1),\n+\t\t NAND_ECCREQ(1, 512),\n+\t\t SPINAND_INFO_OP_VARIANTS(&read_cache_octal_variants,\n+\t\t\t\t\t &write_cache_octal_variants,\n+\t\t\t\t\t &update_cache_octal_variants),\n+\t\t 0,\n+\t\t SPINAND_INFO_VENDOR_OPS(&winbond_w35_ops),\n+\t\t SPINAND_ECCINFO(&w35n01jw_ooblayout, NULL),\n+\t\t SPINAND_CONFIGURE_CHIP(w35n0xjw_vcr_cfg)),\n };\n \n static int winbond_spinand_init(struct spinand_device *spinand)\n","prefixes":["v3","07/11"]}