{"id":2230102,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230102/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260429081319.151702-1-weijie.gao@mediatek.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.1/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260429081319.151702-1-weijie.gao@mediatek.com>","date":"2026-04-29T08:13:19","name":"mtd: spinand: add support for FudanMicro FM25S01BI3","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"d30429c26268c4041c1e743f86e2974b11f7d343","submitter":{"id":75269,"url":"http://patchwork.ozlabs.org/api/1.1/people/75269/?format=json","name":"Weijie Gao","email":"weijie.gao@mediatek.com"},"delegate":{"id":17739,"url":"http://patchwork.ozlabs.org/api/1.1/users/17739/?format=json","username":"jagan","first_name":"Jagannadha Sutradharudu","last_name":"Teki","email":"jagannadh.teki@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260429081319.151702-1-weijie.gao@mediatek.com/mbox/","series":[{"id":502014,"url":"http://patchwork.ozlabs.org/api/1.1/series/502014/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=502014","date":"2026-04-29T08:13:19","name":"mtd: spinand: add support for FudanMicro FM25S01BI3","version":1,"mbox":"http://patchwork.ozlabs.org/series/502014/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230102/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230102/checks/","tags":{},"headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=mediatek.com header.i=@mediatek.com header.a=rsa-sha256\n header.s=dk header.b=RYGjWCc1;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)","phobos.denx.de;\n dmarc=pass (p=quarantine dis=none) header.from=mediatek.com","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=mediatek.com header.i=@mediatek.com\n header.b=\"RYGjWCc1\";\n\tdkim-atps=neutral","phobos.denx.de; dmarc=pass (p=quarantine dis=none)\n header.from=mediatek.com","phobos.denx.de;\n spf=pass smtp.mailfrom=weijie.gao@mediatek.com"],"Received":["from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g596x4Q54z1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 18:13:45 +1000 (AEST)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 42DC2846F5;\n\tWed, 29 Apr 2026 10:13:36 +0200 (CEST)","by phobos.denx.de (Postfix, from userid 109)\n id 2248A846FA; Wed, 29 Apr 2026 10:13:35 +0200 (CEST)","from mailgw02.mediatek.com (unknown [210.61.82.184])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 1A850846F4\n for <u-boot@lists.denx.de>; Wed, 29 Apr 2026 10:13:31 +0200 (CEST)","from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by\n mailgw02.mediatek.com (envelope-from <weijie.gao@mediatek.com>)\n (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256)\n with ESMTP id 1186633032; Wed, 29 Apr 2026 16:13:24 +0800","from mtkmbs13n2.mediatek.inc (172.21.101.108) by\n MTKMBS14N1.mediatek.inc (172.21.101.75) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.29; Wed, 29 Apr 2026 16:13:23 +0800","from mcddlt001.gcn.mediatek.inc (10.19.240.15) by\n mtkmbs13n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id\n 15.2.2562.29 via Frontend Transport; Wed, 29 Apr 2026 16:13:22 +0800"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-1.3 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,\n RCVD_IN_MSPIKE_H4,RCVD_IN_MSPIKE_WL,RDNS_NONE,SPF_HELO_PASS,SPF_PASS,\n UNPARSEABLE_RELAY autolearn=no autolearn_force=no version=3.4.2","X-UUID":["4b58a4c443a311f19a16598d5ca7f8ec-20260429","4b58a4c443a311f19a16598d5ca7f8ec-20260429"],"DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n d=mediatek.com;\n s=dk;\n h=Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From;\n bh=Kv8+xQbk9ysEOiGJFXTH5uHatPQaodnv7t9asiw1L8g=;\n b=RYGjWCc1HfsEsSv3HObUUB8GoG+CJE96+4GhaYc+NXyiLaurP/gwU/6XC4knXg4vD9vWguIoEqtC6OVnxCJ+1VBCqEdOrJxLdkJGUDIwzziAGkvQakG9Et6BA2l74eG7PATmEwhiKFa2m75z0oXTQYfcIXDW5ayElVPcpyVpWiA=;","X-CID-P-RULE":"Release_Ham","X-CID-O-INFO":"VERSION:1.3.12, REQID:0f26c0e5-5dc8-4d9c-b147-2990dfd25333,\n IP:0,\n U\n RL:0,TC:0,Content:-25,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTIO\n N:release,TS:-25","X-CID-META":"VersionHash:e7bac3a, CLOUDID:c63cda44-8360-4d24-8500-9b9380fa4b0d,\n B\n ulkID:nil,BulkQuantity:0,Recheck:0,SF:102|836|865|888|898,TC:-5,Content:0|\n 15|50,EDM:-3,IP:nil,URL:99|1,File:130,RT:0,Bulk:nil,QS:nil,BEC:-1,COL:0,OS\n I:0,OSA:0,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0","X-CID-BVR":"2,SSN|SDN","X-CID-BAS":"2,SSN|SDN,0,_","X-CID-FACTOR":"TF_CID_SPAM_SNR,TF_CID_SPAM_ULS","X-CID-RHF":"D41D8CD98F00B204E9800998ECF8427E","From":"Weijie Gao <weijie.gao@mediatek.com>","To":"<u-boot@lists.denx.de>","CC":"GSS_MTK_Uboot_upstream <GSS_MTK_Uboot_upstream@mediatek.com>, Tom Rini\n <trini@konsulko.com>, Dario Binacchi <dario.binacchi@amarulasolutions.com>,\n Michael Trimarchi <michael@amarulasolutions.com>, Frieder Schrempf\n <frieder.schrempf@kontron.de>, Mikhail Kshevetskiy\n <mikhail.kshevetskiy@iopsys.eu>, Tianling Shen <cnsztl@gmail.com>, Weijie Gao\n <weijie.gao@mediatek.com>","Subject":"[PATCH] mtd: spinand: add support for FudanMicro FM25S01BI3","Date":"Wed, 29 Apr 2026 16:13:19 +0800","Message-ID":"<20260429081319.151702-1-weijie.gao@mediatek.com>","X-Mailer":"git-send-email 2.17.0","MIME-Version":"1.0","Content-Type":"text/plain","X-MTK":"N","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<https://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>","X-Virus-Scanned":"clamav-milter 0.103.8 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"Add support for FudanMicro FM25S01BI3 SPI-NAND.\n\nThis driver is ported from linux kernel with fix:\nThis SPI-NAND does not support 1S-4S-4S and 1S-2S-2S modes.\nhttps://lore.kernel.org/linux-mtd/20251127195900.2562-1-csharper2005@gmail.com/\n\nDatasheet link:\nhttps://www.fmsh.com/nvm/FM25S01BI3_ds_eng.pdf\n\nTested on MediaTek's filogic platform reference board.\n\nSigned-off-by: Weijie Gao <weijie.gao@mediatek.com>\n---\n drivers/mtd/nand/spi/fmsh.c | 77 +++++++++++++++++++++++++++++++++++++\n 1 file changed, 77 insertions(+)","diff":"diff --git a/drivers/mtd/nand/spi/fmsh.c b/drivers/mtd/nand/spi/fmsh.c\nindex 80837b7dd42..6740f30689f 100644\n--- a/drivers/mtd/nand/spi/fmsh.c\n+++ b/drivers/mtd/nand/spi/fmsh.c\n@@ -11,6 +11,13 @@\n #endif\n #include <linux/mtd/spinand.h>\n \n+#define FM25S01BI3_STATUS_ECC_MASK\t\t(7 << 4)\n+\t#define FM25S01BI3_STATUS_ECC_NO_BITFLIPS\t(0 << 4)\n+\t#define FM25S01BI3_STATUS_ECC_1_3_BITFLIPS\t(1 << 4)\n+\t#define FM25S01BI3_STATUS_ECC_UNCOR_ERROR\t(2 << 4)\n+\t#define FM25S01BI3_STATUS_ECC_4_6_BITFLIPS\t(3 << 4)\n+\t#define FM25S01BI3_STATUS_ECC_7_8_BITFLIPS\t(5 << 4)\n+\n #define SPINAND_MFR_FMSH\t\t0xA1\n \n static SPINAND_OP_VARIANTS(read_cache_variants,\n@@ -21,6 +28,12 @@ static SPINAND_OP_VARIANTS(read_cache_variants,\n \t\tSPINAND_PAGE_READ_FROM_CACHE_FAST_1S_1S_1S_OP(0, 1, NULL, 0, 0),\n \t\tSPINAND_PAGE_READ_FROM_CACHE_1S_1S_1S_OP(0, 1, NULL, 0, 0));\n \n+static SPINAND_OP_VARIANTS(fm25s01bi3_read_cache_variants,\n+\t\tSPINAND_PAGE_READ_FROM_CACHE_1S_1S_4S_OP(0, 1, NULL, 0, 0),\n+\t\tSPINAND_PAGE_READ_FROM_CACHE_1S_1S_2S_OP(0, 1, NULL, 0, 0),\n+\t\tSPINAND_PAGE_READ_FROM_CACHE_FAST_1S_1S_1S_OP(0, 1, NULL, 0, 0),\n+\t\tSPINAND_PAGE_READ_FROM_CACHE_1S_1S_1S_OP(0, 1, NULL, 0, 0));\n+\n static SPINAND_OP_VARIANTS(write_cache_variants,\n \t\tSPINAND_PROG_LOAD_1S_1S_4S_OP(true, 0, NULL, 0),\n \t\tSPINAND_PROG_LOAD_1S_1S_1S_OP(true, 0, NULL, 0));\n@@ -47,11 +60,65 @@ static int fm25s01a_ooblayout_free(struct mtd_info *mtd, int section,\n \treturn 0;\n }\n \n+static int fm25s01bi3_ecc_get_status(struct spinand_device *spinand, u8 status)\n+{\n+\tswitch (status & FM25S01BI3_STATUS_ECC_MASK) {\n+\tcase FM25S01BI3_STATUS_ECC_NO_BITFLIPS:\n+\t\treturn 0;\n+\n+\tcase FM25S01BI3_STATUS_ECC_UNCOR_ERROR:\n+\t\treturn -EBADMSG;\n+\n+\tcase FM25S01BI3_STATUS_ECC_1_3_BITFLIPS:\n+\t\treturn 3;\n+\n+\tcase FM25S01BI3_STATUS_ECC_4_6_BITFLIPS:\n+\t\treturn 6;\n+\n+\tcase FM25S01BI3_STATUS_ECC_7_8_BITFLIPS:\n+\t\treturn 8;\n+\n+\tdefault:\n+\t\tbreak;\n+\t}\n+\n+\treturn -EINVAL;\n+}\n+\n+static int fm25s01bi3_ooblayout_ecc(struct mtd_info *mtd, int section,\n+\t\t\t\t    struct mtd_oob_region *region)\n+{\n+\tif (section)\n+\t\treturn -ERANGE;\n+\n+\tregion->offset = 64;\n+\tregion->length = 64;\n+\n+\treturn 0;\n+}\n+\n+static int fm25s01bi3_ooblayout_free(struct mtd_info *mtd, int section,\n+\t\t\t\t     struct mtd_oob_region *region)\n+{\n+\tif (section > 3)\n+\t\treturn -ERANGE;\n+\n+\tregion->offset = (16 * section) + 4;\n+\tregion->length = 12;\n+\n+\treturn 0;\n+}\n+\n static const struct mtd_ooblayout_ops fm25s01a_ooblayout = {\n \t.ecc = fm25s01a_ooblayout_ecc,\n \t.rfree = fm25s01a_ooblayout_free,\n };\n \n+static const struct mtd_ooblayout_ops fm25s01bi3_ooblayout = {\n+\t.ecc = fm25s01bi3_ooblayout_ecc,\n+\t.rfree = fm25s01bi3_ooblayout_free,\n+};\n+\n static const struct spinand_info fmsh_spinand_table[] = {\n \tSPINAND_INFO(\"FM25S01A\",\n \t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xE4),\n@@ -62,6 +129,16 @@ static const struct spinand_info fmsh_spinand_table[] = {\n \t\t\t\t\t      &update_cache_variants),\n \t\t     0,\n \t\t     SPINAND_ECCINFO(&fm25s01a_ooblayout, NULL)),\n+\tSPINAND_INFO(\"FM25S01BI3\",\n+\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xD4),\n+\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n+\t\t     NAND_ECCREQ(8, 512),\n+\t\t     SPINAND_INFO_OP_VARIANTS(&fm25s01bi3_read_cache_variants,\n+\t\t\t\t\t      &write_cache_variants,\n+\t\t\t\t\t      &update_cache_variants),\n+\t\t     SPINAND_HAS_QE_BIT,\n+\t\t     SPINAND_ECCINFO(&fm25s01bi3_ooblayout,\n+\t\t\t\t     fm25s01bi3_ecc_get_status)),\n };\n \n static const struct spinand_manufacturer_ops fmsh_spinand_manuf_ops = {\n","prefixes":[]}