{"id":2230036,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230036/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-34-alistair.francis@wdc.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429044752.4176397-34-alistair.francis@wdc.com>","date":"2026-04-29T04:47:34","name":"[PULL,33/51] target/riscv: Introduce BF16 canonical NaN for Zvfbfa extension","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"f7276d7e94701d8446f21cf81b46b7219cdd68d5","submitter":{"id":64571,"url":"http://patchwork.ozlabs.org/api/1.1/people/64571/?format=json","name":"Alistair Francis","email":"alistair23@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-34-alistair.francis@wdc.com/mbox/","series":[{"id":501983,"url":"http://patchwork.ozlabs.org/api/1.1/series/501983/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501983","date":"2026-04-29T04:47:05","name":"[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI","version":1,"mbox":"http://patchwork.ozlabs.org/series/501983/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230036/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230036/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=sxxW0sFc;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g54pp3v7dz1yKC\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 14:59:29 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHwtd-00083b-8E; Wed, 29 Apr 2026 00:51:37 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwt1-0007FC-BQ\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:51:01 -0400","from mail-pl1-x62c.google.com ([2607:f8b0:4864:20::62c])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwsz-0000qA-S0\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:50:59 -0400","by mail-pl1-x62c.google.com with SMTP id\n d9443c01a7336-2b9705613ddso16505335ad.1\n for <qemu-devel@nongnu.org>; Tue, 28 Apr 2026 21:50:57 -0700 (PDT)","from toolbx.alistair23.me ([2403:581e:fdf9:0:6209:4521:6813:45b7])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b988772ae8sm7756145ad.7.2026.04.28.21.50.52\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 21:50:56 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777438256; x=1778043056; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=DvzcxG+epy8Ki+870FfNlVL7pr0x5PDwCS1eWs4a/Mw=;\n b=sxxW0sFcOITYlTkRytR/F0mPc2tV1/XbB8nktoOn/sqpVCmSSK6O14+mlvRXKqhXHl\n Z/04QgmnB4edGKVm3MCOVPl4H98tSrHcXbJSqOZGQULtgvwErWQPeT+u9lXesgdLrp6g\n Q45nTHfRET1lm1ofYtfIyubCYqeuNhv3BU5JNzB4B1pgceH3fIFsMQwizqghKvehFTXi\n 3YkvwFKtxdoF0+f2/rOZtPhtvV7mIV1M496EB5EXUoTp/an4ZXdtRYKH96v7bcldg0n5\n OvQJB9nWrsSiKlykPuss7XvQxxmOF9kxPNws/xbZSU9rjCYx1VmXkvd/wrQxBU+umrGp\n YBjw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777438256; x=1778043056;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=DvzcxG+epy8Ki+870FfNlVL7pr0x5PDwCS1eWs4a/Mw=;\n b=N6WOtSlBCXbKW6n0HHu28X+q7xRyJ3fs73zBjmU/RyHhnLsUxpGJWUAAuDrw9FVPp4\n 6yNisDRMYMnJfLL7FaVRee/vHyZ4P0MO7lUlaXXjoNp2cC0xwOewHw+1rEtM5Dy4YLCZ\n 7rU1zwuyua916L8Gl9B6kz4DYPa+TWMbhiWV3q8/e8QPRrH2njTj97qQRkSKyJBZsqlM\n 0iL9oWk7/iYoXdMiXZ/O7gFqJWMZD5fBbf23hjxMxPNnAXdrsMWisB8HYxQYI7QYzV19\n 6xgVK3ofzZ+NBX+OgbRWfgcPvZulWa7wWVpBd0Vx2fPFrZwvzl5/PWSR8t1Bo0v22S//\n 8xRw==","X-Forwarded-Encrypted":"i=1;\n AFNElJ96qqKKpGGQIoyP2WLGWwDOI36ndQQGNCxyO3ugM1dmdHesrLoDn3F6yFI+ToirxYgFrm21O3MqvDh/@nongnu.org","X-Gm-Message-State":"AOJu0YwZfBe06x2919l7wEZCIWckoF6jsIsJ4XtHh5/U59zdtmZJe1lF\n kT4llQIVAebc15zhNXxNzC4Bjza6iuFI9rNila/CxvyVjxm6rUxqKKCM","X-Gm-Gg":"AeBDiev7Hq4Gu434qjeGWAcbfFt2C8qVQMDr04LEd+ErWNc3a20KKbe9eHB0CSORpQR\n yCVmWb9fr2dJmjxQsufu+KBvsFLBevvJ1byIUjcASeEzzdgmVOrJN+QgYgYPb6wiCGClsSholQh\n wHQgJJxk10dphqb5Kn6+JhaU3RPauIhCZXLnmjrcs4j57LWk/E8OYXWWmX8/A9FRcFogwS3jkvq\n yGGcuFkluCP5CUA/62cftzrck/5hYzwFtTMPZtyqOJ4eNyNG3ht/uDzCWKuRG39GrH28guuKM58\n 3nt/CRzxuK8yXpfY1wl+FcHCbIMoJnMLXqg91NwJWVSdB75IOSq37EQxGX5AV3EKNmtLxqgJGqh\n EJkPtZ83+yHimwap1coAsk6IiCyY40s0VhSWuT/z/aXHsNKd5tZJYJTT+5dzJGfNCnVl3kKChwV\n AJmZg8Pis31D2SutKGn6EVRxoKhbpM57EiSPfoXrJgW2fpFdXGb80v","X-Received":"by 2002:a17:903:2c0e:b0:2b9:78cb:3477 with SMTP id\n d9443c01a7336-2b9872f82a1mr21524875ad.8.1777438256514;\n Tue, 28 Apr 2026 21:50:56 -0700 (PDT)","From":"alistair23@gmail.com","X-Google-Original-From":"alistair.francis@wdc.com","To":"palmer@dabbelt.com, liwei1518@gmail.com, daniel.barboza@oss.qualcomm.com,\n zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,\n qemu-riscv@nongnu.org, qemu-devel@nongnu.org","Cc":"alistair23@gmail.com, Max Chou <max.chou@sifive.com>,\n Alistair Francis <alistair.francis@wdc.com>","Subject":"[PULL 33/51] target/riscv: Introduce BF16 canonical NaN for Zvfbfa\n extension","Date":"Wed, 29 Apr 2026 14:47:34 +1000","Message-ID":"<20260429044752.4176397-34-alistair.francis@wdc.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260429044752.4176397-1-alistair.francis@wdc.com>","References":"<20260429044752.4176397-1-alistair.francis@wdc.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62c;\n envelope-from=alistair23@gmail.com; helo=mail-pl1-x62c.google.com","X-Spam_score_int":"-17","X-Spam_score":"-1.8","X-Spam_bar":"-","X-Spam_report":"(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Max Chou <max.chou@sifive.com>\n\nAccording to the Zvfbfa ISA spec (v0.1), improperly NaN-boxed\nf-register operands must substitute the BF16 canonical NaN instead of\nthe FP16 canonical NaN for some vector floating-point instructions.\n\nReviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>\nReviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>\nReviewed-by: Alistair Francis <alistair.francis@wdc.com>\nSigned-off-by: Max Chou <max.chou@sifive.com>\nMessage-ID: <20260402125234.1371897-8-max.chou@sifive.com>\nSigned-off-by: Alistair Francis <alistair.francis@wdc.com>\n---\n target/riscv/translate.c                |  8 ++++++++\n target/riscv/insn_trans/trans_rvv.c.inc | 18 +++++++++---------\n 2 files changed, 17 insertions(+), 9 deletions(-)","diff":"diff --git a/target/riscv/translate.c b/target/riscv/translate.c\nindex f8ccf34438..1e4f340256 100644\n--- a/target/riscv/translate.c\n+++ b/target/riscv/translate.c\n@@ -214,6 +214,14 @@ static void gen_check_nanbox_h(TCGv_i64 out, TCGv_i64 in)\n     tcg_gen_movcond_i64(TCG_COND_GEU, out, in, t_max, in, t_nan);\n }\n \n+static void gen_check_nanbox_h_bf16(TCGv_i64 out, TCGv_i64 in)\n+{\n+    TCGv_i64 t_max = tcg_constant_i64(0xffffffffffff0000ull);\n+    TCGv_i64 t_nan = tcg_constant_i64(0xffffffffffff7fc0ull);\n+\n+    tcg_gen_movcond_i64(TCG_COND_GEU, out, in, t_max, in, t_nan);\n+}\n+\n static void gen_check_nanbox_s(TCGv_i64 out, TCGv_i64 in)\n {\n     TCGv_i64 t_max = tcg_constant_i64(0xffffffff00000000ull);\ndiff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/insn_trans/trans_rvv.c.inc\nindex 4df9a40b44..03ae85796a 100644\n--- a/target/riscv/insn_trans/trans_rvv.c.inc\n+++ b/target/riscv/insn_trans/trans_rvv.c.inc\n@@ -2319,17 +2319,17 @@ GEN_OPIWI_NARROW_TRANS(vnclip_wi, IMM_ZX, vnclip_wx)\n  */\n static void do_nanbox(DisasContext *s, TCGv_i64 out, TCGv_i64 in)\n {\n-    switch (s->sew) {\n-    case 1:\n-        gen_check_nanbox_h(out, in);\n-        break;\n-    case 2:\n+    if (s->sew == MO_16) {\n+        if (s->altfmt) {\n+            gen_check_nanbox_h_bf16(out, in);\n+        } else {\n+            gen_check_nanbox_h(out, in);\n+        }\n+    } else if (s->sew == MO_32) {\n         gen_check_nanbox_s(out, in);\n-        break;\n-    case 3:\n+    } else if (s->sew == MO_64) {\n         tcg_gen_mov_i64(out, in);\n-        break;\n-    default:\n+    } else {\n         g_assert_not_reached();\n     }\n }\n","prefixes":["PULL","33/51"]}