{"id":2230027,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230027/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-52-alistair.francis@wdc.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429044752.4176397-52-alistair.francis@wdc.com>","date":"2026-04-29T04:47:52","name":"[PULL,51/51] target/riscv: rvv: Handle mask/source overlap of vector reduction instructions","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"8da7e218d90d1fbfa6ca6d9f95d47e8010273e95","submitter":{"id":64571,"url":"http://patchwork.ozlabs.org/api/1.1/people/64571/?format=json","name":"Alistair Francis","email":"alistair23@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-52-alistair.francis@wdc.com/mbox/","series":[{"id":501983,"url":"http://patchwork.ozlabs.org/api/1.1/series/501983/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501983","date":"2026-04-29T04:47:05","name":"[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI","version":1,"mbox":"http://patchwork.ozlabs.org/series/501983/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230027/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230027/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=R7aG7bGt;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g54mj4hznz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 14:57:41 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHwua-0001sp-Ii; Wed, 29 Apr 2026 00:52:36 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwuY-0001s2-4w\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:52:34 -0400","from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwuW-0001Q9-Mi\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:52:33 -0400","by mail-pl1-x631.google.com with SMTP id\n d9443c01a7336-2ad9a9be502so75844985ad.0\n for <qemu-devel@nongnu.org>; Tue, 28 Apr 2026 21:52:27 -0700 (PDT)","from toolbx.alistair23.me ([2403:581e:fdf9:0:6209:4521:6813:45b7])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b988772ae8sm7756145ad.7.2026.04.28.21.52.22\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 21:52:25 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777438346; x=1778043146; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=OjLJBh/2sBoiBZVwNSZgEPrK8yCfqynQ2ATHihNmoyY=;\n b=R7aG7bGtYlMtfeWQQWfQmMhCwTtvaVgOri3Tos1C9ueSbWneZUbLe9Q40LzK0/vLs8\n R2gDPfOIGF2+V3ovDDI5LOgkBOKXfO1e6k0oTAphGD4ovNOidSqQWOjjZYVNLnJBTAmI\n rtUC4Mctzlzg/SV+poVs5gTrz0mXqqLy88denXsDh9zcWr19d7TTgvEgg/5gynTrMUIw\n OF19yZuXQuNqSWEKbY9lfo0+nW7wA1D6BJPKKeOKt8V2UFFEmO0QYAOpNQFFdwoGplmY\n e3g55VIDMp5Arzkf9gM9JYZXT9CY9Sx8yhGIQKGhtPN2sqFmpG4YhBlYl9aUKSW0r/Lb\n eG7Q==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777438346; x=1778043146;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=OjLJBh/2sBoiBZVwNSZgEPrK8yCfqynQ2ATHihNmoyY=;\n b=eGl1pVtXjZquyfOMI3ULSquaXxEcNbtJOsJZ/Dsn5E9mzNH5udIS8UiPkxSYgU+m/I\n 0ix/QFkyuTsLO7nmq3hiM2iiP6+BSCnyCRMPlUpNqWAE66RWAIdtvyiBzk/LD5PYs5yV\n hViWUx6siK1AO3IGIyljjH8tfF0kpnjOvTjRigPplg41e4si5Qz7VV6P3ArnC55kfsl+\n t6VnmyX1aVnJr3RdlxOUFwrSdOG7NsaCEbgYu7oP3yaLDq4qxYfj6KSNKaMcY1MHj+YY\n a7bEYLJCqkkNytGrs2QZY25o5LTeU30AYNLv+jhmEmTWmVNWA0Iq9Vwt7YPCaS5vDuYS\n 72qA==","X-Forwarded-Encrypted":"i=1;\n AFNElJ8snbiW0mwZAn9iKTNZOTjNKttwVxMW5mEMiEErkpSN0pZB2xVOb00OaXylo9LgGhvD+Z3gga9cLSnw@nongnu.org","X-Gm-Message-State":"AOJu0YyEE0UpCuKLB+t5D9DhhoRYDOBXqcwyZEoryy7qcbi6vqJRFOf3\n JDh7KGAfDyu4wbjTfDy1tzmL5NfiPiJSLm9o/pwS2gyxcqVaDEF6F5M1","X-Gm-Gg":"AeBDietbiIiJimtHpMWeE1acGmtWHiBpijO45QDgW5cu6MBCRsOr5iWxiNx5pu+HaBm\n jd6foL7UkoNK5rms0HqOyEH15UheUyBfXVdkvc5WuNThRSlHMdbuTACtXrph1ZX61UZMVxSMQ/v\n QJYpysUV2DuR68wQXLAyeAVcpNu+BdoXwBYUi0F+u+Q402HAHXqdhJWFkf+jiGzBnsFKtdL9cL7\n y14mjnouuvX2qT8dl7YIyWnENtiUfW83s8Y9rrIFOVCB4nJMn6BLFBnGdL0AfWqfi68a/xrBd5W\n tEDH6X61M86cw0yDlA1KEFsHYH0unl8art2U05dKVDPW8efioaq0NZUCkjMFaw5PKTXIIUc1Qgz\n YnB5w2XOWdD/mIRhAgWwD/AbgWi2eVKWv0EtABWPvgkVCR0wYGyB2fFIEO2aATP4ztF/fjQb+5K\n RsVzFZMR02edw6HVztXW0dZGqC8Tsi245jGRP/Kb1oaHDhD6EtB0yo","X-Received":"by 2002:a17:902:db0a:b0:2b0:6e60:9586 with SMTP id\n d9443c01a7336-2b97c41380amr62436105ad.17.1777438346439;\n Tue, 28 Apr 2026 21:52:26 -0700 (PDT)","From":"alistair23@gmail.com","X-Google-Original-From":"alistair.francis@wdc.com","To":"palmer@dabbelt.com, liwei1518@gmail.com, daniel.barboza@oss.qualcomm.com,\n zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,\n qemu-riscv@nongnu.org, qemu-devel@nongnu.org","Cc":"alistair23@gmail.com, Anton Blanchard <antonb@tenstorrent.com>,\n Alistair Francis <alistair.francis@wdc.com>","Subject":"[PULL 51/51] target/riscv: rvv: Handle mask/source overlap of vector\n reduction instructions","Date":"Wed, 29 Apr 2026 14:47:52 +1000","Message-ID":"<20260429044752.4176397-52-alistair.francis@wdc.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260429044752.4176397-1-alistair.francis@wdc.com>","References":"<20260429044752.4176397-1-alistair.francis@wdc.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::631;\n envelope-from=alistair23@gmail.com; helo=mail-pl1-x631.google.com","X-Spam_score_int":"-17","X-Spam_score":"-1.8","X-Spam_bar":"-","X-Spam_report":"(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Anton Blanchard <antonb@tenstorrent.com>\n\nMasked vector reduction instructions must not use v0 as a source register.\nCheck rs1 and rs2 against the mask register when vm=0.\n\nSigned-off-by: Anton Blanchard <antonb@tenstorrent.com>\nReviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>\nMessage-ID: <20260417120626.77415-1-antonb@tenstorrent.com>\nSigned-off-by: Alistair Francis <alistair.francis@wdc.com>\n---\n target/riscv/insn_trans/trans_rvv.c.inc | 2 ++\n 1 file changed, 2 insertions(+)","diff":"diff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/insn_trans/trans_rvv.c.inc\nindex 5b72926b3c..e65356eb7c 100644\n--- a/target/riscv/insn_trans/trans_rvv.c.inc\n+++ b/target/riscv/insn_trans/trans_rvv.c.inc\n@@ -3265,6 +3265,8 @@ static bool reduction_check(DisasContext *s, arg_rmrr *a)\n {\n     return require_rvv(s) &&\n            vext_check_isa_ill(s) &&\n+           require_vm(a->vm, a->rs1) &&\n+           require_vm(a->vm, a->rs2) &&\n            vext_check_reduction(s, a->rs2);\n }\n \n","prefixes":["PULL","51/51"]}